1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include <linux/kernel.h>
21#include <linux/sched.h>
22#include <linux/delay.h>
23#include <linux/interrupt.h>
24#include <linux/fb.h>
25#include <linux/module.h>
26#include <linux/mm.h>
27#include <linux/console.h>
28#include <linux/errno.h>
29#include <linux/string.h>
30#include <linux/memblock.h>
31#include <linux/seq_file.h>
32#include <linux/init.h>
33#include <linux/initrd.h>
34#include <linux/root_dev.h>
35#include <linux/rtc.h>
36
37#include <asm/setup.h>
38#include <asm/bootinfo.h>
39#include <asm/irq.h>
40#include <asm/machdep.h>
41#include <asm/sections.h>
42
43unsigned long memory_start;
44unsigned long memory_end;
45
46EXPORT_SYMBOL(memory_start);
47EXPORT_SYMBOL(memory_end);
48
49char __initdata command_line[COMMAND_LINE_SIZE];
50
51
52void (*mach_sched_init)(void) __initdata = NULL;
53int (*mach_hwclk) (int, struct rtc_time*);
54
55
56void (*mach_reset)(void);
57void (*mach_halt)(void);
58void (*mach_power_off)(void);
59
60#ifdef CONFIG_M68000
61#if defined(CONFIG_M68328)
62#define CPU_NAME "MC68328"
63#elif defined(CONFIG_M68EZ328)
64#define CPU_NAME "MC68EZ328"
65#elif defined(CONFIG_M68VZ328)
66#define CPU_NAME "MC68VZ328"
67#else
68#define CPU_NAME "MC68000"
69#endif
70#endif
71#ifndef CPU_NAME
72#define CPU_NAME "UNKNOWN"
73#endif
74
75
76
77
78
79
80
81#ifndef CPU_INSTR_PER_JIFFY
82#define CPU_INSTR_PER_JIFFY 16
83#endif
84
85void __init setup_arch(char **cmdline_p)
86{
87 memory_start = PAGE_ALIGN(_ramstart);
88 memory_end = _ramend;
89
90 setup_initial_init_mm(_stext, _etext, _edata, NULL);
91
92 config_BSP(&command_line[0], sizeof(command_line));
93
94#if defined(CONFIG_BOOTPARAM)
95 strncpy(&command_line[0], CONFIG_BOOTPARAM_STRING, sizeof(command_line));
96 command_line[sizeof(command_line) - 1] = 0;
97#endif
98
99 process_uboot_commandline(&command_line[0], sizeof(command_line));
100
101 pr_info("uClinux with CPU " CPU_NAME "\n");
102
103#ifdef CONFIG_UCDIMM
104 pr_info("uCdimm by Lineo, Inc. <www.lineo.com>\n");
105#endif
106#ifdef CONFIG_M68328
107 pr_info("68328 support D. Jeff Dionne <jeff@uclinux.org>\n");
108 pr_info("68328 support Kenneth Albanowski <kjahds@kjshds.com>\n");
109#endif
110#ifdef CONFIG_M68EZ328
111 pr_info("68EZ328 DragonBallEZ support (C) 1999 Rt-Control, Inc\n");
112#endif
113#ifdef CONFIG_M68VZ328
114 pr_info("M68VZ328 support by Evan Stawnyczy <e@lineo.ca>\n");
115 pr_info("68VZ328 DragonBallVZ support (c) 2001 Lineo, Inc.\n");
116#endif
117#ifdef CONFIG_COLDFIRE
118 pr_info("COLDFIRE port done by Greg Ungerer, gerg@snapgear.com\n");
119#ifdef CONFIG_M5307
120 pr_info("Modified for M5307 by Dave Miller, dmiller@intellistor.com\n");
121#endif
122#ifdef CONFIG_ELITE
123 pr_info("Modified for M5206eLITE by Rob Scott, rscott@mtrob.fdns.net\n");
124#endif
125#endif
126 pr_info("Flat model support (C) 1998,1999 Kenneth Albanowski, D. Jeff Dionne\n");
127
128#if defined( CONFIG_PILOT ) && defined( CONFIG_M68328 )
129 pr_info("68328/Pilot support Bernhard Kuhn <kuhn@lpr.e-technik.tu-muenchen.de>\n");
130 pr_info("TRG SuperPilot FLASH card support <info@trgnet.com>\n");
131#endif
132#if defined( CONFIG_PILOT ) && defined( CONFIG_M68EZ328 )
133 pr_info("PalmV support by Lineo Inc. <jeff@uclinux.com>\n");
134#endif
135#ifdef CONFIG_DRAGEN2
136 pr_info("DragonEngine II board support by Georges Menie\n");
137#endif
138#ifdef CONFIG_M5235EVB
139 pr_info("Motorola M5235EVB support (C)2005 Syn-tech Systems, Inc. (Jate Sujjavanich)\n");
140#endif
141
142 pr_debug("KERNEL -> TEXT=0x%p-0x%p DATA=0x%p-0x%p BSS=0x%p-0x%p\n",
143 _stext, _etext, _sdata, _edata, __bss_start, __bss_stop);
144 pr_debug("MEMORY -> ROMFS=0x%p-0x%06lx MEM=0x%06lx-0x%06lx\n ",
145 __bss_stop, memory_start, memory_start, memory_end);
146
147 memblock_add(_rambase, memory_end - _rambase);
148 memblock_reserve(_rambase, memory_start - _rambase);
149
150
151 *cmdline_p = &command_line[0];
152 memcpy(boot_command_line, command_line, COMMAND_LINE_SIZE);
153 boot_command_line[COMMAND_LINE_SIZE-1] = 0;
154
155
156
157
158
159 min_low_pfn = PFN_DOWN(memory_start);
160 max_pfn = max_low_pfn = PFN_DOWN(memory_end);
161
162#if defined(CONFIG_UBOOT) && defined(CONFIG_BLK_DEV_INITRD)
163 if ((initrd_start > 0) && (initrd_start < initrd_end) &&
164 (initrd_end < memory_end))
165 memblock_reserve(initrd_start, initrd_end - initrd_start);
166#endif
167
168
169
170
171 paging_init();
172}
173
174
175
176
177static int show_cpuinfo(struct seq_file *m, void *v)
178{
179 char *cpu, *mmu, *fpu;
180 u_long clockfreq;
181
182 cpu = CPU_NAME;
183 mmu = "none";
184 fpu = "none";
185 clockfreq = (loops_per_jiffy * HZ) * CPU_INSTR_PER_JIFFY;
186
187 seq_printf(m, "CPU:\t\t%s\n"
188 "MMU:\t\t%s\n"
189 "FPU:\t\t%s\n"
190 "Clocking:\t%lu.%1luMHz\n"
191 "BogoMips:\t%lu.%02lu\n"
192 "Calibration:\t%lu loops\n",
193 cpu, mmu, fpu,
194 clockfreq / 1000000,
195 (clockfreq / 100000) % 10,
196 (loops_per_jiffy * HZ) / 500000,
197 ((loops_per_jiffy * HZ) / 5000) % 100,
198 (loops_per_jiffy * HZ));
199
200 return 0;
201}
202
203static void *c_start(struct seq_file *m, loff_t *pos)
204{
205 return *pos < NR_CPUS ? ((void *) 0x12345678) : NULL;
206}
207
208static void *c_next(struct seq_file *m, void *v, loff_t *pos)
209{
210 ++*pos;
211 return c_start(m, pos);
212}
213
214static void c_stop(struct seq_file *m, void *v)
215{
216}
217
218const struct seq_operations cpuinfo_op = {
219 .start = c_start,
220 .next = c_next,
221 .stop = c_stop,
222 .show = show_cpuinfo,
223};
224
225