1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25#include "dm_services.h"
26#include "include/gpio_types.h"
27#include "../hw_factory.h"
28
29
30#include "../hw_gpio.h"
31#include "../hw_ddc.h"
32#include "../hw_hpd.h"
33#include "../hw_generic.h"
34
35#include "hw_factory_dcn30.h"
36
37
38#include "sienna_cichlid_ip_offset.h"
39#include "dcn/dcn_3_0_0_offset.h"
40#include "dcn/dcn_3_0_0_sh_mask.h"
41
42#include "nbio/nbio_7_4_offset.h"
43
44#include "dpcs/dpcs_3_0_0_offset.h"
45#include "dpcs/dpcs_3_0_0_sh_mask.h"
46
47#include "mmhub/mmhub_2_0_0_offset.h"
48#include "mmhub/mmhub_2_0_0_sh_mask.h"
49
50#include "reg_helper.h"
51#include "../hpd_regs.h"
52
53
54
55
56#define block HPD
57#define reg_num 0
58
59#undef BASE_INNER
60#define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg
61
62#define BASE(seg) BASE_INNER(seg)
63
64
65
66#define REG(reg_name)\
67 BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
68
69#define SF_HPD(reg_name, field_name, post_fix)\
70 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
71
72#define REGI(reg_name, block, id)\
73 BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
74 mm ## block ## id ## _ ## reg_name
75
76#define SF(reg_name, field_name, post_fix)\
77 .field_name = reg_name ## __ ## field_name ## post_fix
78
79
80
81
82
83
84#define hpd_regs(id) \
85{\
86 HPD_REG_LIST(id)\
87}
88
89static const struct hpd_registers hpd_regs[] = {
90 hpd_regs(0),
91 hpd_regs(1),
92 hpd_regs(2),
93 hpd_regs(3),
94 hpd_regs(4),
95 hpd_regs(5),
96};
97
98static const struct hpd_sh_mask hpd_shift = {
99 HPD_MASK_SH_LIST(__SHIFT)
100};
101
102static const struct hpd_sh_mask hpd_mask = {
103 HPD_MASK_SH_LIST(_MASK)
104};
105
106#include "../ddc_regs.h"
107
108
109#define SF_DDC(reg_name, field_name, post_fix)\
110 .field_name = reg_name ## __ ## field_name ## post_fix
111
112static const struct ddc_registers ddc_data_regs_dcn[] = {
113 ddc_data_regs_dcn2(1),
114 ddc_data_regs_dcn2(2),
115 ddc_data_regs_dcn2(3),
116 ddc_data_regs_dcn2(4),
117 ddc_data_regs_dcn2(5),
118 ddc_data_regs_dcn2(6),
119 {
120 DDC_GPIO_VGA_REG_LIST(DATA),
121 .ddc_setup = 0,
122 .phy_aux_cntl = 0,
123 .dc_gpio_aux_ctrl_5 = 0
124 }
125};
126
127static const struct ddc_registers ddc_clk_regs_dcn[] = {
128 ddc_clk_regs_dcn2(1),
129 ddc_clk_regs_dcn2(2),
130 ddc_clk_regs_dcn2(3),
131 ddc_clk_regs_dcn2(4),
132 ddc_clk_regs_dcn2(5),
133 ddc_clk_regs_dcn2(6),
134 {
135 DDC_GPIO_VGA_REG_LIST(CLK),
136 .ddc_setup = 0,
137 .phy_aux_cntl = 0,
138 .dc_gpio_aux_ctrl_5 = 0
139 }
140};
141
142static const struct ddc_sh_mask ddc_shift[] = {
143 DDC_MASK_SH_LIST_DCN2(__SHIFT, 1),
144 DDC_MASK_SH_LIST_DCN2(__SHIFT, 2),
145 DDC_MASK_SH_LIST_DCN2(__SHIFT, 3),
146 DDC_MASK_SH_LIST_DCN2(__SHIFT, 4),
147 DDC_MASK_SH_LIST_DCN2(__SHIFT, 5),
148 DDC_MASK_SH_LIST_DCN2(__SHIFT, 6)
149};
150
151static const struct ddc_sh_mask ddc_mask[] = {
152 DDC_MASK_SH_LIST_DCN2(_MASK, 1),
153 DDC_MASK_SH_LIST_DCN2(_MASK, 2),
154 DDC_MASK_SH_LIST_DCN2(_MASK, 3),
155 DDC_MASK_SH_LIST_DCN2(_MASK, 4),
156 DDC_MASK_SH_LIST_DCN2(_MASK, 5),
157 DDC_MASK_SH_LIST_DCN2(_MASK, 6)
158};
159
160#include "../generic_regs.h"
161
162
163#define SF_GENERIC(reg_name, field_name, post_fix)\
164 .field_name = reg_name ## __ ## field_name ## post_fix
165
166#define generic_regs(id) \
167{\
168 GENERIC_REG_LIST(id)\
169}
170
171static const struct generic_registers generic_regs[] = {
172 generic_regs(A),
173 generic_regs(B),
174};
175
176static const struct generic_sh_mask generic_shift[] = {
177 GENERIC_MASK_SH_LIST(__SHIFT, A),
178 GENERIC_MASK_SH_LIST(__SHIFT, B),
179};
180
181static const struct generic_sh_mask generic_mask[] = {
182 GENERIC_MASK_SH_LIST(_MASK, A),
183 GENERIC_MASK_SH_LIST(_MASK, B),
184};
185
186static void define_generic_registers(struct hw_gpio_pin *pin, uint32_t en)
187{
188 struct hw_generic *generic = HW_GENERIC_FROM_BASE(pin);
189
190 generic->regs = &generic_regs[en];
191 generic->shifts = &generic_shift[en];
192 generic->masks = &generic_mask[en];
193 generic->base.regs = &generic_regs[en].gpio;
194}
195
196static void define_ddc_registers(
197 struct hw_gpio_pin *pin,
198 uint32_t en)
199{
200 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin);
201
202 switch (pin->id) {
203 case GPIO_ID_DDC_DATA:
204 ddc->regs = &ddc_data_regs_dcn[en];
205 ddc->base.regs = &ddc_data_regs_dcn[en].gpio;
206 break;
207 case GPIO_ID_DDC_CLOCK:
208 ddc->regs = &ddc_clk_regs_dcn[en];
209 ddc->base.regs = &ddc_clk_regs_dcn[en].gpio;
210 break;
211 default:
212 ASSERT_CRITICAL(false);
213 return;
214 }
215
216 ddc->shifts = &ddc_shift[en];
217 ddc->masks = &ddc_mask[en];
218
219}
220
221static void define_hpd_registers(struct hw_gpio_pin *pin, uint32_t en)
222{
223 struct hw_hpd *hpd = HW_HPD_FROM_BASE(pin);
224
225 hpd->regs = &hpd_regs[en];
226 hpd->shifts = &hpd_shift;
227 hpd->masks = &hpd_mask;
228 hpd->base.regs = &hpd_regs[en].gpio;
229}
230
231
232
233static const struct hw_factory_funcs funcs = {
234 .init_ddc_data = dal_hw_ddc_init,
235 .init_generic = dal_hw_generic_init,
236 .init_hpd = dal_hw_hpd_init,
237 .get_ddc_pin = dal_hw_ddc_get_pin,
238 .get_hpd_pin = dal_hw_hpd_get_pin,
239 .get_generic_pin = dal_hw_generic_get_pin,
240 .define_hpd_registers = define_hpd_registers,
241 .define_ddc_registers = define_ddc_registers,
242 .define_generic_registers = define_generic_registers
243};
244
245
246
247
248
249
250
251
252
253void dal_hw_factory_dcn30_init(struct hw_factory *factory)
254{
255
256 factory->number_of_pins[GPIO_ID_DDC_DATA] = 8;
257 factory->number_of_pins[GPIO_ID_DDC_CLOCK] = 8;
258 factory->number_of_pins[GPIO_ID_GENERIC] = 4;
259 factory->number_of_pins[GPIO_ID_HPD] = 6;
260 factory->number_of_pins[GPIO_ID_GPIO_PAD] = 28;
261 factory->number_of_pins[GPIO_ID_VIP_PAD] = 0;
262 factory->number_of_pins[GPIO_ID_SYNC] = 0;
263 factory->number_of_pins[GPIO_ID_GSL] = 0;
264
265 factory->funcs = &funcs;
266}
267
268