linux/drivers/gpu/drm/i915/display/intel_dpio_phy.h
<<
>>
Prefs
   1/* SPDX-License-Identifier: MIT */
   2/*
   3 * Copyright © 2019 Intel Corporation
   4 */
   5
   6#ifndef __INTEL_DPIO_PHY_H__
   7#define __INTEL_DPIO_PHY_H__
   8
   9#include <linux/types.h>
  10
  11enum dpio_channel;
  12enum dpio_phy;
  13enum port;
  14struct drm_i915_private;
  15struct intel_crtc_state;
  16struct intel_encoder;
  17
  18void bxt_port_to_phy_channel(struct drm_i915_private *dev_priv, enum port port,
  19                             enum dpio_phy *phy, enum dpio_channel *ch);
  20void bxt_ddi_phy_set_signal_levels(struct intel_encoder *encoder,
  21                                   const struct intel_crtc_state *crtc_state);
  22void bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy);
  23void bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy);
  24bool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv,
  25                            enum dpio_phy phy);
  26bool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv,
  27                              enum dpio_phy phy);
  28u8 bxt_ddi_phy_calc_lane_lat_optim_mask(u8 lane_count);
  29void bxt_ddi_phy_set_lane_optim_mask(struct intel_encoder *encoder,
  30                                     u8 lane_lat_optim_mask);
  31u8 bxt_ddi_phy_get_lane_lat_optim_mask(struct intel_encoder *encoder);
  32
  33void chv_set_phy_signal_level(struct intel_encoder *encoder,
  34                              const struct intel_crtc_state *crtc_state,
  35                              u32 deemph_reg_value, u32 margin_reg_value,
  36                              bool uniq_trans_scale);
  37void chv_data_lane_soft_reset(struct intel_encoder *encoder,
  38                              const struct intel_crtc_state *crtc_state,
  39                              bool reset);
  40void chv_phy_pre_pll_enable(struct intel_encoder *encoder,
  41                            const struct intel_crtc_state *crtc_state);
  42void chv_phy_pre_encoder_enable(struct intel_encoder *encoder,
  43                                const struct intel_crtc_state *crtc_state);
  44void chv_phy_release_cl2_override(struct intel_encoder *encoder);
  45void chv_phy_post_pll_disable(struct intel_encoder *encoder,
  46                              const struct intel_crtc_state *old_crtc_state);
  47
  48void vlv_set_phy_signal_level(struct intel_encoder *encoder,
  49                              const struct intel_crtc_state *crtc_state,
  50                              u32 demph_reg_value, u32 preemph_reg_value,
  51                              u32 uniqtranscale_reg_value, u32 tx3_demph);
  52void vlv_phy_pre_pll_enable(struct intel_encoder *encoder,
  53                            const struct intel_crtc_state *crtc_state);
  54void vlv_phy_pre_encoder_enable(struct intel_encoder *encoder,
  55                                const struct intel_crtc_state *crtc_state);
  56void vlv_phy_reset_lanes(struct intel_encoder *encoder,
  57                         const struct intel_crtc_state *old_crtc_state);
  58
  59#endif /* __INTEL_DPIO_PHY_H__ */
  60