1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include <linux/module.h>
16#include <linux/kernel.h>
17#include <linux/errno.h>
18#include <linux/string.h>
19#include <linux/mm.h>
20#include <linux/vmalloc.h>
21#include <linux/delay.h>
22#include <linux/of.h>
23#include <linux/of_address.h>
24#include <linux/interrupt.h>
25#include <linux/fb.h>
26#include <linux/init.h>
27#include <linux/ioport.h>
28#include <linux/pci.h>
29#include <asm/io.h>
30
31#ifdef CONFIG_PPC32
32#include <asm/bootx.h>
33#endif
34
35#include "macmodes.h"
36
37
38enum {
39 cmap_unknown,
40 cmap_simple,
41 cmap_r128,
42 cmap_M3A,
43 cmap_M3B,
44 cmap_radeon,
45 cmap_gxt2000,
46 cmap_avivo,
47 cmap_qemu,
48};
49
50struct offb_par {
51 volatile void __iomem *cmap_adr;
52 volatile void __iomem *cmap_data;
53 int cmap_type;
54 int blanked;
55};
56
57struct offb_par default_par;
58
59#ifdef CONFIG_PPC32
60extern boot_infos_t *boot_infos;
61#endif
62
63
64#define AVIVO_DC_LUT_RW_SELECT 0x6480
65#define AVIVO_DC_LUT_RW_MODE 0x6484
66#define AVIVO_DC_LUT_RW_INDEX 0x6488
67#define AVIVO_DC_LUT_SEQ_COLOR 0x648c
68#define AVIVO_DC_LUT_PWL_DATA 0x6490
69#define AVIVO_DC_LUT_30_COLOR 0x6494
70#define AVIVO_DC_LUT_READ_PIPE_SELECT 0x6498
71#define AVIVO_DC_LUT_WRITE_EN_MASK 0x649c
72#define AVIVO_DC_LUT_AUTOFILL 0x64a0
73
74#define AVIVO_DC_LUTA_CONTROL 0x64c0
75#define AVIVO_DC_LUTA_BLACK_OFFSET_BLUE 0x64c4
76#define AVIVO_DC_LUTA_BLACK_OFFSET_GREEN 0x64c8
77#define AVIVO_DC_LUTA_BLACK_OFFSET_RED 0x64cc
78#define AVIVO_DC_LUTA_WHITE_OFFSET_BLUE 0x64d0
79#define AVIVO_DC_LUTA_WHITE_OFFSET_GREEN 0x64d4
80#define AVIVO_DC_LUTA_WHITE_OFFSET_RED 0x64d8
81
82#define AVIVO_DC_LUTB_CONTROL 0x6cc0
83#define AVIVO_DC_LUTB_BLACK_OFFSET_BLUE 0x6cc4
84#define AVIVO_DC_LUTB_BLACK_OFFSET_GREEN 0x6cc8
85#define AVIVO_DC_LUTB_BLACK_OFFSET_RED 0x6ccc
86#define AVIVO_DC_LUTB_WHITE_OFFSET_BLUE 0x6cd0
87#define AVIVO_DC_LUTB_WHITE_OFFSET_GREEN 0x6cd4
88#define AVIVO_DC_LUTB_WHITE_OFFSET_RED 0x6cd8
89
90
91
92
93
94
95
96static int offb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,
97 u_int transp, struct fb_info *info)
98{
99 struct offb_par *par = (struct offb_par *) info->par;
100
101 if (info->fix.visual == FB_VISUAL_TRUECOLOR) {
102 u32 *pal = info->pseudo_palette;
103 u32 cr = red >> (16 - info->var.red.length);
104 u32 cg = green >> (16 - info->var.green.length);
105 u32 cb = blue >> (16 - info->var.blue.length);
106 u32 value;
107
108 if (regno >= 16)
109 return -EINVAL;
110
111 value = (cr << info->var.red.offset) |
112 (cg << info->var.green.offset) |
113 (cb << info->var.blue.offset);
114 if (info->var.transp.length > 0) {
115 u32 mask = (1 << info->var.transp.length) - 1;
116 mask <<= info->var.transp.offset;
117 value |= mask;
118 }
119 pal[regno] = value;
120 return 0;
121 }
122
123 if (regno > 255)
124 return -EINVAL;
125
126 red >>= 8;
127 green >>= 8;
128 blue >>= 8;
129
130 if (!par->cmap_adr)
131 return 0;
132
133 switch (par->cmap_type) {
134 case cmap_simple:
135 writeb(regno, par->cmap_adr);
136 writeb(red, par->cmap_data);
137 writeb(green, par->cmap_data);
138 writeb(blue, par->cmap_data);
139 break;
140 case cmap_M3A:
141
142 out_le32(par->cmap_adr + 0x58,
143 in_le32(par->cmap_adr + 0x58) & ~0x20);
144 fallthrough;
145 case cmap_r128:
146
147 out_8(par->cmap_adr + 0xb0, regno);
148 out_le32(par->cmap_adr + 0xb4,
149 (red << 16 | green << 8 | blue));
150 break;
151 case cmap_M3B:
152
153 out_le32(par->cmap_adr + 0x58,
154 in_le32(par->cmap_adr + 0x58) | 0x20);
155
156 out_8(par->cmap_adr + 0xb0, regno);
157 out_le32(par->cmap_adr + 0xb4, (red << 16 | green << 8 | blue));
158 break;
159 case cmap_radeon:
160
161 out_8(par->cmap_adr + 0xb0, regno);
162 out_le32(par->cmap_adr + 0xb4, (red << 16 | green << 8 | blue));
163 break;
164 case cmap_gxt2000:
165 out_le32(((unsigned __iomem *) par->cmap_adr) + regno,
166 (red << 16 | green << 8 | blue));
167 break;
168 case cmap_avivo:
169
170 writel(1, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
171 writeb(regno, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
172 writel(((red) << 22) | ((green) << 12) | ((blue) << 2),
173 par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
174 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
175 writeb(regno, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
176 writel(((red) << 22) | ((green) << 12) | ((blue) << 2),
177 par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
178 break;
179 }
180
181 return 0;
182}
183
184
185
186
187
188static int offb_blank(int blank, struct fb_info *info)
189{
190 struct offb_par *par = (struct offb_par *) info->par;
191 int i, j;
192
193 if (!par->cmap_adr)
194 return 0;
195
196 if (!par->blanked)
197 if (!blank)
198 return 0;
199
200 par->blanked = blank;
201
202 if (blank)
203 for (i = 0; i < 256; i++) {
204 switch (par->cmap_type) {
205 case cmap_simple:
206 writeb(i, par->cmap_adr);
207 for (j = 0; j < 3; j++)
208 writeb(0, par->cmap_data);
209 break;
210 case cmap_M3A:
211
212 out_le32(par->cmap_adr + 0x58,
213 in_le32(par->cmap_adr + 0x58) & ~0x20);
214 fallthrough;
215 case cmap_r128:
216
217 out_8(par->cmap_adr + 0xb0, i);
218 out_le32(par->cmap_adr + 0xb4, 0);
219 break;
220 case cmap_M3B:
221
222 out_le32(par->cmap_adr + 0x58,
223 in_le32(par->cmap_adr + 0x58) | 0x20);
224
225 out_8(par->cmap_adr + 0xb0, i);
226 out_le32(par->cmap_adr + 0xb4, 0);
227 break;
228 case cmap_radeon:
229 out_8(par->cmap_adr + 0xb0, i);
230 out_le32(par->cmap_adr + 0xb4, 0);
231 break;
232 case cmap_gxt2000:
233 out_le32(((unsigned __iomem *) par->cmap_adr) + i,
234 0);
235 break;
236 case cmap_avivo:
237 writel(1, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
238 writeb(i, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
239 writel(0, par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
240 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
241 writeb(i, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
242 writel(0, par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
243 break;
244 }
245 } else
246 fb_set_cmap(&info->cmap, info);
247 return 0;
248}
249
250static int offb_set_par(struct fb_info *info)
251{
252 struct offb_par *par = (struct offb_par *) info->par;
253
254
255 if (par->cmap_type == cmap_avivo) {
256 writel(0, par->cmap_adr + AVIVO_DC_LUTA_CONTROL);
257 writel(0, par->cmap_adr + AVIVO_DC_LUTA_BLACK_OFFSET_BLUE);
258 writel(0, par->cmap_adr + AVIVO_DC_LUTA_BLACK_OFFSET_GREEN);
259 writel(0, par->cmap_adr + AVIVO_DC_LUTA_BLACK_OFFSET_RED);
260 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTA_WHITE_OFFSET_BLUE);
261 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTA_WHITE_OFFSET_GREEN);
262 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTA_WHITE_OFFSET_RED);
263 writel(0, par->cmap_adr + AVIVO_DC_LUTB_CONTROL);
264 writel(0, par->cmap_adr + AVIVO_DC_LUTB_BLACK_OFFSET_BLUE);
265 writel(0, par->cmap_adr + AVIVO_DC_LUTB_BLACK_OFFSET_GREEN);
266 writel(0, par->cmap_adr + AVIVO_DC_LUTB_BLACK_OFFSET_RED);
267 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTB_WHITE_OFFSET_BLUE);
268 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTB_WHITE_OFFSET_GREEN);
269 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTB_WHITE_OFFSET_RED);
270 writel(1, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
271 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_MODE);
272 writel(0x0000003f, par->cmap_adr + AVIVO_DC_LUT_WRITE_EN_MASK);
273 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
274 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_MODE);
275 writel(0x0000003f, par->cmap_adr + AVIVO_DC_LUT_WRITE_EN_MASK);
276 }
277 return 0;
278}
279
280static void offb_destroy(struct fb_info *info)
281{
282 if (info->screen_base)
283 iounmap(info->screen_base);
284 release_mem_region(info->apertures->ranges[0].base, info->apertures->ranges[0].size);
285 fb_dealloc_cmap(&info->cmap);
286 framebuffer_release(info);
287}
288
289static const struct fb_ops offb_ops = {
290 .owner = THIS_MODULE,
291 .fb_destroy = offb_destroy,
292 .fb_setcolreg = offb_setcolreg,
293 .fb_set_par = offb_set_par,
294 .fb_blank = offb_blank,
295 .fb_fillrect = cfb_fillrect,
296 .fb_copyarea = cfb_copyarea,
297 .fb_imageblit = cfb_imageblit,
298};
299
300static void __iomem *offb_map_reg(struct device_node *np, int index,
301 unsigned long offset, unsigned long size)
302{
303 const __be32 *addrp;
304 u64 asize, taddr;
305 unsigned int flags;
306
307 addrp = of_get_pci_address(np, index, &asize, &flags);
308 if (addrp == NULL)
309 addrp = of_get_address(np, index, &asize, &flags);
310 if (addrp == NULL)
311 return NULL;
312 if ((flags & (IORESOURCE_IO | IORESOURCE_MEM)) == 0)
313 return NULL;
314 if ((offset + size) > asize)
315 return NULL;
316 taddr = of_translate_address(np, addrp);
317 if (taddr == OF_BAD_ADDR)
318 return NULL;
319 return ioremap(taddr + offset, size);
320}
321
322static void offb_init_palette_hacks(struct fb_info *info, struct device_node *dp,
323 unsigned long address)
324{
325 struct offb_par *par = (struct offb_par *) info->par;
326
327 if (of_node_name_prefix(dp, "ATY,Rage128")) {
328 par->cmap_adr = offb_map_reg(dp, 2, 0, 0x1fff);
329 if (par->cmap_adr)
330 par->cmap_type = cmap_r128;
331 } else if (of_node_name_prefix(dp, "ATY,RageM3pA") ||
332 of_node_name_prefix(dp, "ATY,RageM3p12A")) {
333 par->cmap_adr = offb_map_reg(dp, 2, 0, 0x1fff);
334 if (par->cmap_adr)
335 par->cmap_type = cmap_M3A;
336 } else if (of_node_name_prefix(dp, "ATY,RageM3pB")) {
337 par->cmap_adr = offb_map_reg(dp, 2, 0, 0x1fff);
338 if (par->cmap_adr)
339 par->cmap_type = cmap_M3B;
340 } else if (of_node_name_prefix(dp, "ATY,Rage6")) {
341 par->cmap_adr = offb_map_reg(dp, 1, 0, 0x1fff);
342 if (par->cmap_adr)
343 par->cmap_type = cmap_radeon;
344 } else if (of_node_name_prefix(dp, "ATY,")) {
345 unsigned long base = address & 0xff000000UL;
346 par->cmap_adr =
347 ioremap(base + 0x7ff000, 0x1000) + 0xcc0;
348 par->cmap_data = par->cmap_adr + 1;
349 par->cmap_type = cmap_simple;
350 } else if (dp && (of_device_is_compatible(dp, "pci1014,b7") ||
351 of_device_is_compatible(dp, "pci1014,21c"))) {
352 par->cmap_adr = offb_map_reg(dp, 0, 0x6000, 0x1000);
353 if (par->cmap_adr)
354 par->cmap_type = cmap_gxt2000;
355 } else if (of_node_name_prefix(dp, "vga,Display-")) {
356
357 struct device_node *pciparent = of_get_parent(dp);
358 const u32 *vid, *did;
359 vid = of_get_property(pciparent, "vendor-id", NULL);
360 did = of_get_property(pciparent, "device-id", NULL);
361
362 if (vid && did && *vid == 0x1002 &&
363 ((*did >= 0x7100 && *did < 0x7800) ||
364 (*did >= 0x9400))) {
365 par->cmap_adr = offb_map_reg(pciparent, 2, 0, 0x10000);
366 if (par->cmap_adr)
367 par->cmap_type = cmap_avivo;
368 }
369 of_node_put(pciparent);
370 } else if (dp && of_device_is_compatible(dp, "qemu,std-vga")) {
371#ifdef __BIG_ENDIAN
372 const __be32 io_of_addr[3] = { 0x01000000, 0x0, 0x0 };
373#else
374 const __be32 io_of_addr[3] = { 0x00000001, 0x0, 0x0 };
375#endif
376 u64 io_addr = of_translate_address(dp, io_of_addr);
377 if (io_addr != OF_BAD_ADDR) {
378 par->cmap_adr = ioremap(io_addr + 0x3c8, 2);
379 if (par->cmap_adr) {
380 par->cmap_type = cmap_simple;
381 par->cmap_data = par->cmap_adr + 1;
382 }
383 }
384 }
385 info->fix.visual = (par->cmap_type != cmap_unknown) ?
386 FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_STATIC_PSEUDOCOLOR;
387}
388
389static void offb_init_fb(struct platform_device *parent, const char *name,
390 int width, int height, int depth,
391 int pitch, unsigned long address,
392 int foreign_endian, struct device_node *dp)
393{
394 unsigned long res_size = pitch * height;
395 struct offb_par *par = &default_par;
396 unsigned long res_start = address;
397 struct fb_fix_screeninfo *fix;
398 struct fb_var_screeninfo *var;
399 struct fb_info *info;
400
401 if (!request_mem_region(res_start, res_size, "offb"))
402 return;
403
404 printk(KERN_INFO
405 "Using unsupported %dx%d %s at %lx, depth=%d, pitch=%d\n",
406 width, height, name, address, depth, pitch);
407 if (depth != 8 && depth != 15 && depth != 16 && depth != 32) {
408 printk(KERN_ERR "%pOF: can't use depth = %d\n", dp, depth);
409 release_mem_region(res_start, res_size);
410 return;
411 }
412
413 info = framebuffer_alloc(sizeof(u32) * 16, &parent->dev);
414
415 if (!info) {
416 release_mem_region(res_start, res_size);
417 return;
418 }
419 platform_set_drvdata(parent, info);
420
421 fix = &info->fix;
422 var = &info->var;
423 info->par = par;
424
425 if (name) {
426 strcpy(fix->id, "OFfb ");
427 strncat(fix->id, name, sizeof(fix->id) - sizeof("OFfb "));
428 fix->id[sizeof(fix->id) - 1] = '\0';
429 } else
430 snprintf(fix->id, sizeof(fix->id), "OFfb %pOFn", dp);
431
432
433 var->xres = var->xres_virtual = width;
434 var->yres = var->yres_virtual = height;
435 fix->line_length = pitch;
436
437 fix->smem_start = address;
438 fix->smem_len = pitch * height;
439 fix->type = FB_TYPE_PACKED_PIXELS;
440 fix->type_aux = 0;
441
442 par->cmap_type = cmap_unknown;
443 if (depth == 8)
444 offb_init_palette_hacks(info, dp, address);
445 else
446 fix->visual = FB_VISUAL_TRUECOLOR;
447
448 var->xoffset = var->yoffset = 0;
449 switch (depth) {
450 case 8:
451 var->bits_per_pixel = 8;
452 var->red.offset = 0;
453 var->red.length = 8;
454 var->green.offset = 0;
455 var->green.length = 8;
456 var->blue.offset = 0;
457 var->blue.length = 8;
458 var->transp.offset = 0;
459 var->transp.length = 0;
460 break;
461 case 15:
462 var->bits_per_pixel = 16;
463 var->red.offset = 10;
464 var->red.length = 5;
465 var->green.offset = 5;
466 var->green.length = 5;
467 var->blue.offset = 0;
468 var->blue.length = 5;
469 var->transp.offset = 0;
470 var->transp.length = 0;
471 break;
472 case 16:
473 var->bits_per_pixel = 16;
474 var->red.offset = 11;
475 var->red.length = 5;
476 var->green.offset = 5;
477 var->green.length = 6;
478 var->blue.offset = 0;
479 var->blue.length = 5;
480 var->transp.offset = 0;
481 var->transp.length = 0;
482 break;
483 case 32:
484 var->bits_per_pixel = 32;
485 var->red.offset = 16;
486 var->red.length = 8;
487 var->green.offset = 8;
488 var->green.length = 8;
489 var->blue.offset = 0;
490 var->blue.length = 8;
491 var->transp.offset = 24;
492 var->transp.length = 8;
493 break;
494 }
495 var->red.msb_right = var->green.msb_right = var->blue.msb_right =
496 var->transp.msb_right = 0;
497 var->grayscale = 0;
498 var->nonstd = 0;
499 var->activate = 0;
500 var->height = var->width = -1;
501 var->pixclock = 10000;
502 var->left_margin = var->right_margin = 16;
503 var->upper_margin = var->lower_margin = 16;
504 var->hsync_len = var->vsync_len = 8;
505 var->sync = 0;
506 var->vmode = FB_VMODE_NONINTERLACED;
507
508
509 info->apertures = alloc_apertures(1);
510 if (!info->apertures)
511 goto out_aper;
512 info->apertures->ranges[0].base = address;
513 info->apertures->ranges[0].size = fix->smem_len;
514
515 info->fbops = &offb_ops;
516 info->screen_base = ioremap(address, fix->smem_len);
517 info->pseudo_palette = (void *) (info + 1);
518 info->flags = FBINFO_DEFAULT | FBINFO_MISC_FIRMWARE | foreign_endian;
519
520 fb_alloc_cmap(&info->cmap, 256, 0);
521
522 if (register_framebuffer(info) < 0)
523 goto out_err;
524
525 fb_info(info, "Open Firmware frame buffer device on %pOF\n", dp);
526 return;
527
528out_err:
529 fb_dealloc_cmap(&info->cmap);
530 iounmap(info->screen_base);
531out_aper:
532 iounmap(par->cmap_adr);
533 par->cmap_adr = NULL;
534 framebuffer_release(info);
535 release_mem_region(res_start, res_size);
536}
537
538
539static void offb_init_nodriver(struct platform_device *parent, struct device_node *dp,
540 int no_real_node)
541{
542 unsigned int len;
543 int i, width = 640, height = 480, depth = 8, pitch = 640;
544 unsigned int flags, rsize, addr_prop = 0;
545 unsigned long max_size = 0;
546 u64 rstart, address = OF_BAD_ADDR;
547 const __be32 *pp, *addrp, *up;
548 u64 asize;
549 int foreign_endian = 0;
550
551#ifdef __BIG_ENDIAN
552 if (of_get_property(dp, "little-endian", NULL))
553 foreign_endian = FBINFO_FOREIGN_ENDIAN;
554#else
555 if (of_get_property(dp, "big-endian", NULL))
556 foreign_endian = FBINFO_FOREIGN_ENDIAN;
557#endif
558
559 pp = of_get_property(dp, "linux,bootx-depth", &len);
560 if (pp == NULL)
561 pp = of_get_property(dp, "depth", &len);
562 if (pp && len == sizeof(u32))
563 depth = be32_to_cpup(pp);
564
565 pp = of_get_property(dp, "linux,bootx-width", &len);
566 if (pp == NULL)
567 pp = of_get_property(dp, "width", &len);
568 if (pp && len == sizeof(u32))
569 width = be32_to_cpup(pp);
570
571 pp = of_get_property(dp, "linux,bootx-height", &len);
572 if (pp == NULL)
573 pp = of_get_property(dp, "height", &len);
574 if (pp && len == sizeof(u32))
575 height = be32_to_cpup(pp);
576
577 pp = of_get_property(dp, "linux,bootx-linebytes", &len);
578 if (pp == NULL)
579 pp = of_get_property(dp, "linebytes", &len);
580 if (pp && len == sizeof(u32) && (*pp != 0xffffffffu))
581 pitch = be32_to_cpup(pp);
582 else
583 pitch = width * ((depth + 7) / 8);
584
585 rsize = (unsigned long)pitch * (unsigned long)height;
586
587
588
589
590
591
592
593
594
595
596
597 up = of_get_property(dp, "linux,bootx-addr", &len);
598 if (up == NULL)
599 up = of_get_property(dp, "address", &len);
600 if (up && len == sizeof(u32))
601 addr_prop = *up;
602
603
604 if (no_real_node)
605 goto skip_addr;
606
607 for (i = 0; (addrp = of_get_address(dp, i, &asize, &flags))
608 != NULL; i++) {
609 int match_addrp = 0;
610
611 if (!(flags & IORESOURCE_MEM))
612 continue;
613 if (asize < rsize)
614 continue;
615 rstart = of_translate_address(dp, addrp);
616 if (rstart == OF_BAD_ADDR)
617 continue;
618 if (addr_prop && (rstart <= addr_prop) &&
619 ((rstart + asize) >= (addr_prop + rsize)))
620 match_addrp = 1;
621 if (match_addrp) {
622 address = addr_prop;
623 break;
624 }
625 if (rsize > max_size) {
626 max_size = rsize;
627 address = OF_BAD_ADDR;
628 }
629
630 if (address == OF_BAD_ADDR)
631 address = rstart;
632 }
633 skip_addr:
634 if (address == OF_BAD_ADDR && addr_prop)
635 address = (u64)addr_prop;
636 if (address != OF_BAD_ADDR) {
637#ifdef CONFIG_PCI
638 const __be32 *vidp, *didp;
639 u32 vid, did;
640 struct pci_dev *pdev;
641
642 vidp = of_get_property(dp, "vendor-id", NULL);
643 didp = of_get_property(dp, "device-id", NULL);
644 if (vidp && didp) {
645 vid = be32_to_cpup(vidp);
646 did = be32_to_cpup(didp);
647 pdev = pci_get_device(vid, did, NULL);
648 if (!pdev || pci_enable_device(pdev))
649 return;
650 }
651#endif
652
653 if (of_node_name_eq(dp, "valkyrie"))
654 address += 0x1000;
655 offb_init_fb(parent, no_real_node ? "bootx" : NULL,
656 width, height, depth, pitch, address,
657 foreign_endian, no_real_node ? NULL : dp);
658 }
659}
660
661static int offb_remove(struct platform_device *pdev)
662{
663 struct fb_info *info = platform_get_drvdata(pdev);
664
665 if (info)
666 unregister_framebuffer(info);
667
668 return 0;
669}
670
671static int offb_probe_bootx_noscreen(struct platform_device *pdev)
672{
673 offb_init_nodriver(pdev, of_chosen, 1);
674
675 return 0;
676}
677
678static struct platform_driver offb_driver_bootx_noscreen = {
679 .driver = {
680 .name = "bootx-noscreen",
681 },
682 .probe = offb_probe_bootx_noscreen,
683 .remove = offb_remove,
684};
685
686static int offb_probe_display(struct platform_device *pdev)
687{
688 offb_init_nodriver(pdev, pdev->dev.of_node, 0);
689
690 return 0;
691}
692
693static const struct of_device_id offb_of_match_display[] = {
694 { .compatible = "display", },
695 { },
696};
697MODULE_DEVICE_TABLE(of, offb_of_match_display);
698
699static struct platform_driver offb_driver_display = {
700 .driver = {
701 .name = "of-display",
702 .of_match_table = offb_of_match_display,
703 },
704 .probe = offb_probe_display,
705 .remove = offb_remove,
706};
707
708static int __init offb_init(void)
709{
710 if (fb_get_options("offb", NULL))
711 return -ENODEV;
712
713 platform_driver_register(&offb_driver_bootx_noscreen);
714 platform_driver_register(&offb_driver_display);
715
716 return 0;
717}
718module_init(offb_init);
719
720static void __exit offb_exit(void)
721{
722 platform_driver_unregister(&offb_driver_display);
723 platform_driver_unregister(&offb_driver_bootx_noscreen);
724}
725module_exit(offb_exit);
726
727MODULE_LICENSE("GPL");
728
