1
2
3
4
5
6
7
8
9
10#ifndef __ASM_ARCH_PXA3XX_REGS_H
11#define __ASM_ARCH_PXA3XX_REGS_H
12
13#include <mach/hardware.h>
14
15
16
17
18#define OSCC io_p2v(0x41350000)
19
20#define OSCC_PEN (1 << 11)
21
22
23
24
25
26#define PMCR __REG(0x40F50000)
27#define PSR __REG(0x40F50004)
28#define PSPR __REG(0x40F50008)
29#define PCFR __REG(0x40F5000C)
30#define PWER __REG(0x40F50010)
31#define PWSR __REG(0x40F50014)
32#define PECR __REG(0x40F50018)
33#define DCDCSR __REG(0x40F50080)
34#define PVCR __REG(0x40F50100)
35#define PCMD(x) __REG(0x40F50110 + ((x) << 2))
36
37
38
39
40#define ASCR __REG(0x40f40000)
41#define ARSR __REG(0x40f40004)
42#define AD3ER __REG(0x40f40008)
43#define AD3SR __REG(0x40f4000c)
44#define AD2D0ER __REG(0x40f40010)
45#define AD2D0SR __REG(0x40f40014)
46#define AD2D1ER __REG(0x40f40018)
47#define AD2D1SR __REG(0x40f4001c)
48#define AD1D0ER __REG(0x40f40020)
49#define AD1D0SR __REG(0x40f40024)
50#define AGENP __REG(0x40f4002c)
51#define AD3R __REG(0x40f40030)
52#define AD2R __REG(0x40f40034)
53#define AD1R __REG(0x40f40038)
54
55
56
57
58#define ASCR_RDH (1 << 31)
59#define ASCR_D1S (1 << 2)
60#define ASCR_D2S (1 << 1)
61#define ASCR_D3S (1 << 0)
62
63
64
65
66#define ARSR_GPR (1 << 3)
67#define ARSR_LPMR (1 << 2)
68#define ARSR_WDT (1 << 1)
69#define ARSR_HWR (1 << 0)
70
71
72
73
74#define ADXER_WRTC (1 << 31)
75#define ADXER_WOST (1 << 30)
76#define ADXER_WTSI (1 << 29)
77#define ADXER_WUSBH (1 << 28)
78#define ADXER_WUSB2 (1 << 26)
79#define ADXER_WMSL0 (1 << 24)
80#define ADXER_WDMUX3 (1 << 23)
81#define ADXER_WDMUX2 (1 << 22)
82#define ADXER_WKP (1 << 21)
83#define ADXER_WUSIM1 (1 << 20)
84#define ADXER_WUSIM0 (1 << 19)
85#define ADXER_WOTG (1 << 16)
86#define ADXER_MFP_WFLASH (1 << 15)
87#define ADXER_MFP_GEN12 (1 << 14)
88#define ADXER_MFP_WMMC2 (1 << 13)
89#define ADXER_MFP_WMMC1 (1 << 12)
90#define ADXER_MFP_WI2C (1 << 11)
91#define ADXER_MFP_WSSP4 (1 << 10)
92#define ADXER_MFP_WSSP3 (1 << 9)
93#define ADXER_MFP_WMAXTRIX (1 << 8)
94#define ADXER_MFP_WUART3 (1 << 7)
95#define ADXER_MFP_WUART2 (1 << 6)
96#define ADXER_MFP_WUART1 (1 << 5)
97#define ADXER_MFP_WSSP2 (1 << 4)
98#define ADXER_MFP_WSSP1 (1 << 3)
99#define ADXER_MFP_WAC97 (1 << 2)
100#define ADXER_WEXTWAKE1 (1 << 1)
101#define ADXER_WEXTWAKE0 (1 << 0)
102
103
104
105
106#define ADXR_L2 (1 << 8)
107#define ADXR_R5 (1 << 5)
108#define ADXR_R4 (1 << 4)
109#define ADXR_R3 (1 << 3)
110#define ADXR_R2 (1 << 2)
111#define ADXR_R1 (1 << 1)
112#define ADXR_R0 (1 << 0)
113
114
115
116
117#define PXA3xx_PM_S3D4C4 0x07
118#define PXA3xx_PM_S2D3C4 0x06
119#define PXA3xx_PM_S0D2C2 0x03
120#define PXA3xx_PM_S0D1C2 0x02
121#define PXA3xx_PM_S0D0C1 0x01
122
123
124
125
126#define ACCR __REG(0x41340000)
127#define ACSR __REG(0x41340004)
128#define AICSR __REG(0x41340008)
129#define CKENA __REG(0x4134000C)
130#define CKENB __REG(0x41340010)
131#define CKENC __REG(0x41340024)
132#define AC97_DIV __REG(0x41340014)
133
134#define ACCR_XPDIS (1 << 31)
135#define ACCR_SPDIS (1 << 30)
136#define ACCR_D0CS (1 << 26)
137#define ACCR_PCCE (1 << 11)
138#define ACCR_DDR_D0CS (1 << 7)
139
140#define ACCR_SMCFS_MASK (0x7 << 23)
141#define ACCR_SFLFS_MASK (0x3 << 18)
142#define ACCR_XSPCLK_MASK (0x3 << 16)
143#define ACCR_HSS_MASK (0x3 << 14)
144#define ACCR_DMCFS_MASK (0x3 << 12)
145#define ACCR_XN_MASK (0x7 << 8)
146#define ACCR_XL_MASK (0x1f)
147
148#define ACCR_SMCFS(x) (((x) & 0x7) << 23)
149#define ACCR_SFLFS(x) (((x) & 0x3) << 18)
150#define ACCR_XSPCLK(x) (((x) & 0x3) << 16)
151#define ACCR_HSS(x) (((x) & 0x3) << 14)
152#define ACCR_DMCFS(x) (((x) & 0x3) << 12)
153#define ACCR_XN(x) (((x) & 0x7) << 8)
154#define ACCR_XL(x) ((x) & 0x1f)
155
156
157
158
159#define CKEN_LCD 1
160#define CKEN_USBH 2
161#define CKEN_CAMERA 3
162#define CKEN_NAND 4
163#define CKEN_USB2 6
164#define CKEN_DMC 8
165#define CKEN_SMC 9
166#define CKEN_ISC 10
167#define CKEN_BOOT 11
168#define CKEN_MMC1 12
169#define CKEN_MMC2 13
170#define CKEN_KEYPAD 14
171#define CKEN_CIR 15
172#define CKEN_USIM0 17
173#define CKEN_USIM1 18
174#define CKEN_TPM 19
175#define CKEN_UDC 20
176#define CKEN_BTUART 21
177#define CKEN_FFUART 22
178#define CKEN_STUART 23
179#define CKEN_AC97 24
180#define CKEN_TOUCH 25
181#define CKEN_SSP1 26
182#define CKEN_SSP2 27
183#define CKEN_SSP3 28
184#define CKEN_SSP4 29
185#define CKEN_MSL0 30
186#define CKEN_PWM0 32
187#define CKEN_PWM1 33
188#define CKEN_I2C 36
189#define CKEN_INTC 38
190#define CKEN_GPIO 39
191#define CKEN_1WIRE 40
192#define CKEN_HSIO2 41
193#define CKEN_MINI_IM 48
194#define CKEN_MINI_LCD 49
195
196#define CKEN_MMC3 5
197#define CKEN_MVED 43
198
199
200#define CKEN_PXA300_GCU 42
201#define CKEN_PXA320_GCU 7
202
203#endif
204