1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include "priv.h"
25
26#include <core/gpuobj.h>
27#include <core/object.h>
28#include <subdev/timer.h>
29
30#include <nvif/class.h>
31
32
33
34
35
36static int
37nv50_mpeg_cclass_bind(struct nvkm_object *object, struct nvkm_gpuobj *parent,
38 int align, struct nvkm_gpuobj **pgpuobj)
39{
40 int ret = nvkm_gpuobj_new(object->engine->subdev.device, 128 * 4,
41 align, true, parent, pgpuobj);
42 if (ret == 0) {
43 nvkm_kmap(*pgpuobj);
44 nvkm_wo32(*pgpuobj, 0x70, 0x00801ec1);
45 nvkm_wo32(*pgpuobj, 0x7c, 0x0000037c);
46 nvkm_done(*pgpuobj);
47 }
48 return ret;
49}
50
51const struct nvkm_object_func
52nv50_mpeg_cclass = {
53 .bind = nv50_mpeg_cclass_bind,
54};
55
56
57
58
59
60void
61nv50_mpeg_intr(struct nvkm_engine *mpeg)
62{
63 struct nvkm_subdev *subdev = &mpeg->subdev;
64 struct nvkm_device *device = subdev->device;
65 u32 stat = nvkm_rd32(device, 0x00b100);
66 u32 type = nvkm_rd32(device, 0x00b230);
67 u32 mthd = nvkm_rd32(device, 0x00b234);
68 u32 data = nvkm_rd32(device, 0x00b238);
69 u32 show = stat;
70
71 if (stat & 0x01000000) {
72
73 if (type == 0x00000020 && mthd == 0x0000) {
74 nvkm_wr32(device, 0x00b308, 0x00000100);
75 show &= ~0x01000000;
76 }
77 }
78
79 if (show) {
80 nvkm_info(subdev, "%08x %08x %08x %08x\n",
81 stat, type, mthd, data);
82 }
83
84 nvkm_wr32(device, 0x00b100, stat);
85 nvkm_wr32(device, 0x00b230, 0x00000001);
86}
87
88int
89nv50_mpeg_init(struct nvkm_engine *mpeg)
90{
91 struct nvkm_subdev *subdev = &mpeg->subdev;
92 struct nvkm_device *device = subdev->device;
93
94 nvkm_wr32(device, 0x00b32c, 0x00000000);
95 nvkm_wr32(device, 0x00b314, 0x00000100);
96 nvkm_wr32(device, 0x00b0e0, 0x0000001a);
97
98 nvkm_wr32(device, 0x00b220, 0x00000044);
99 nvkm_wr32(device, 0x00b300, 0x00801ec1);
100 nvkm_wr32(device, 0x00b390, 0x00000000);
101 nvkm_wr32(device, 0x00b394, 0x00000000);
102 nvkm_wr32(device, 0x00b398, 0x00000000);
103 nvkm_mask(device, 0x00b32c, 0x00000001, 0x00000001);
104
105 nvkm_wr32(device, 0x00b100, 0xffffffff);
106 nvkm_wr32(device, 0x00b140, 0xffffffff);
107
108 if (nvkm_msec(device, 2000,
109 if (!(nvkm_rd32(device, 0x00b200) & 0x00000001))
110 break;
111 ) < 0) {
112 nvkm_error(subdev, "timeout %08x\n",
113 nvkm_rd32(device, 0x00b200));
114 return -EBUSY;
115 }
116
117 return 0;
118}
119
120static const struct nvkm_engine_func
121nv50_mpeg = {
122 .init = nv50_mpeg_init,
123 .intr = nv50_mpeg_intr,
124 .cclass = &nv50_mpeg_cclass,
125 .sclass = {
126 { -1, -1, NV31_MPEG, &nv31_mpeg_object },
127 {}
128 }
129};
130
131int
132nv50_mpeg_new(struct nvkm_device *device, int index, struct nvkm_engine **pmpeg)
133{
134 return nvkm_engine_new_(&nv50_mpeg, device, index, true, pmpeg);
135}
136