linux/drivers/net/wireless/ath/ath9k/main.c
<<
>>
Prefs
   1/*
   2 * Copyright (c) 2008-2011 Atheros Communications Inc.
   3 *
   4 * Permission to use, copy, modify, and/or distribute this software for any
   5 * purpose with or without fee is hereby granted, provided that the above
   6 * copyright notice and this permission notice appear in all copies.
   7 *
   8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
   9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15 */
  16
  17#include <linux/nl80211.h>
  18#include <linux/delay.h>
  19#include "ath9k.h"
  20#include "btcoex.h"
  21
  22u8 ath9k_parse_mpdudensity(u8 mpdudensity)
  23{
  24        /*
  25         * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  26         *   0 for no restriction
  27         *   1 for 1/4 us
  28         *   2 for 1/2 us
  29         *   3 for 1 us
  30         *   4 for 2 us
  31         *   5 for 4 us
  32         *   6 for 8 us
  33         *   7 for 16 us
  34         */
  35        switch (mpdudensity) {
  36        case 0:
  37                return 0;
  38        case 1:
  39        case 2:
  40        case 3:
  41                /* Our lower layer calculations limit our precision to
  42                   1 microsecond */
  43                return 1;
  44        case 4:
  45                return 2;
  46        case 5:
  47                return 4;
  48        case 6:
  49                return 8;
  50        case 7:
  51                return 16;
  52        default:
  53                return 0;
  54        }
  55}
  56
  57static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq,
  58                                     bool sw_pending)
  59{
  60        bool pending = false;
  61
  62        spin_lock_bh(&txq->axq_lock);
  63
  64        if (txq->axq_depth) {
  65                pending = true;
  66                goto out;
  67        }
  68
  69        if (!sw_pending)
  70                goto out;
  71
  72        if (txq->mac80211_qnum >= 0) {
  73                struct ath_acq *acq;
  74
  75                acq = &sc->cur_chan->acq[txq->mac80211_qnum];
  76                if (!list_empty(&acq->acq_new) || !list_empty(&acq->acq_old))
  77                        pending = true;
  78        }
  79out:
  80        spin_unlock_bh(&txq->axq_lock);
  81        return pending;
  82}
  83
  84static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  85{
  86        unsigned long flags;
  87        bool ret;
  88
  89        spin_lock_irqsave(&sc->sc_pm_lock, flags);
  90        ret = ath9k_hw_setpower(sc->sc_ah, mode);
  91        spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  92
  93        return ret;
  94}
  95
  96void ath_ps_full_sleep(struct timer_list *t)
  97{
  98        struct ath_softc *sc = from_timer(sc, t, sleep_timer);
  99        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 100        unsigned long flags;
 101        bool reset;
 102
 103        spin_lock_irqsave(&common->cc_lock, flags);
 104        ath_hw_cycle_counters_update(common);
 105        spin_unlock_irqrestore(&common->cc_lock, flags);
 106
 107        ath9k_hw_setrxabort(sc->sc_ah, 1);
 108        ath9k_hw_stopdmarecv(sc->sc_ah, &reset);
 109
 110        ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_FULL_SLEEP);
 111}
 112
 113void ath9k_ps_wakeup(struct ath_softc *sc)
 114{
 115        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 116        unsigned long flags;
 117        enum ath9k_power_mode power_mode;
 118
 119        spin_lock_irqsave(&sc->sc_pm_lock, flags);
 120        if (++sc->ps_usecount != 1)
 121                goto unlock;
 122
 123        del_timer_sync(&sc->sleep_timer);
 124        power_mode = sc->sc_ah->power_mode;
 125        ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
 126
 127        /*
 128         * While the hardware is asleep, the cycle counters contain no
 129         * useful data. Better clear them now so that they don't mess up
 130         * survey data results.
 131         */
 132        if (power_mode != ATH9K_PM_AWAKE) {
 133                spin_lock(&common->cc_lock);
 134                ath_hw_cycle_counters_update(common);
 135                memset(&common->cc_survey, 0, sizeof(common->cc_survey));
 136                memset(&common->cc_ani, 0, sizeof(common->cc_ani));
 137                spin_unlock(&common->cc_lock);
 138        }
 139
 140 unlock:
 141        spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
 142}
 143
 144void ath9k_ps_restore(struct ath_softc *sc)
 145{
 146        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 147        enum ath9k_power_mode mode;
 148        unsigned long flags;
 149
 150        spin_lock_irqsave(&sc->sc_pm_lock, flags);
 151        if (--sc->ps_usecount != 0)
 152                goto unlock;
 153
 154        if (sc->ps_idle) {
 155                mod_timer(&sc->sleep_timer, jiffies + HZ / 10);
 156                goto unlock;
 157        }
 158
 159        if (sc->ps_enabled &&
 160                   !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
 161                                     PS_WAIT_FOR_CAB |
 162                                     PS_WAIT_FOR_PSPOLL_DATA |
 163                                     PS_WAIT_FOR_TX_ACK |
 164                                     PS_WAIT_FOR_ANI))) {
 165                mode = ATH9K_PM_NETWORK_SLEEP;
 166                if (ath9k_hw_btcoex_is_enabled(sc->sc_ah))
 167                        ath9k_btcoex_stop_gen_timer(sc);
 168        } else {
 169                goto unlock;
 170        }
 171
 172        spin_lock(&common->cc_lock);
 173        ath_hw_cycle_counters_update(common);
 174        spin_unlock(&common->cc_lock);
 175
 176        ath9k_hw_setpower(sc->sc_ah, mode);
 177
 178 unlock:
 179        spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
 180}
 181
 182static void __ath_cancel_work(struct ath_softc *sc)
 183{
 184        cancel_work_sync(&sc->paprd_work);
 185        cancel_delayed_work_sync(&sc->hw_check_work);
 186        cancel_delayed_work_sync(&sc->hw_pll_work);
 187
 188#ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
 189        if (ath9k_hw_mci_is_enabled(sc->sc_ah))
 190                cancel_work_sync(&sc->mci_work);
 191#endif
 192}
 193
 194void ath_cancel_work(struct ath_softc *sc)
 195{
 196        __ath_cancel_work(sc);
 197        cancel_work_sync(&sc->hw_reset_work);
 198}
 199
 200void ath_restart_work(struct ath_softc *sc)
 201{
 202        ieee80211_queue_delayed_work(sc->hw, &sc->hw_check_work,
 203                                     ATH_HW_CHECK_POLL_INT);
 204
 205        if (AR_SREV_9340(sc->sc_ah) || AR_SREV_9330(sc->sc_ah))
 206                ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work,
 207                                     msecs_to_jiffies(ATH_PLL_WORK_INTERVAL));
 208
 209        ath_start_ani(sc);
 210}
 211
 212static bool ath_prepare_reset(struct ath_softc *sc)
 213{
 214        struct ath_hw *ah = sc->sc_ah;
 215        bool ret = true;
 216
 217        ieee80211_stop_queues(sc->hw);
 218        ath_stop_ani(sc);
 219        ath9k_hw_disable_interrupts(ah);
 220
 221        if (AR_SREV_9300_20_OR_LATER(ah)) {
 222                ret &= ath_stoprecv(sc);
 223                ret &= ath_drain_all_txq(sc);
 224        } else {
 225                ret &= ath_drain_all_txq(sc);
 226                ret &= ath_stoprecv(sc);
 227        }
 228
 229        return ret;
 230}
 231
 232static bool ath_complete_reset(struct ath_softc *sc, bool start)
 233{
 234        struct ath_hw *ah = sc->sc_ah;
 235        struct ath_common *common = ath9k_hw_common(ah);
 236        unsigned long flags;
 237
 238        ath9k_calculate_summary_state(sc, sc->cur_chan);
 239        ath_startrecv(sc);
 240        ath9k_cmn_update_txpow(ah, sc->cur_chan->cur_txpower,
 241                               sc->cur_chan->txpower,
 242                               &sc->cur_chan->cur_txpower);
 243        clear_bit(ATH_OP_HW_RESET, &common->op_flags);
 244
 245        if (!sc->cur_chan->offchannel && start) {
 246                /* restore per chanctx TSF timer */
 247                if (sc->cur_chan->tsf_val) {
 248                        u32 offset;
 249
 250                        offset = ath9k_hw_get_tsf_offset(&sc->cur_chan->tsf_ts,
 251                                                         NULL);
 252                        ath9k_hw_settsf64(ah, sc->cur_chan->tsf_val + offset);
 253                }
 254
 255
 256                if (!test_bit(ATH_OP_BEACONS, &common->op_flags))
 257                        goto work;
 258
 259                if (ah->opmode == NL80211_IFTYPE_STATION &&
 260                    test_bit(ATH_OP_PRIM_STA_VIF, &common->op_flags)) {
 261                        spin_lock_irqsave(&sc->sc_pm_lock, flags);
 262                        sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
 263                        spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
 264                } else {
 265                        ath9k_set_beacon(sc);
 266                }
 267        work:
 268                ath_restart_work(sc);
 269                ath_txq_schedule_all(sc);
 270        }
 271
 272        sc->gtt_cnt = 0;
 273
 274        ath9k_hw_set_interrupts(ah);
 275        ath9k_hw_enable_interrupts(ah);
 276        ieee80211_wake_queues(sc->hw);
 277        ath9k_p2p_ps_timer(sc);
 278
 279        return true;
 280}
 281
 282static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan)
 283{
 284        struct ath_hw *ah = sc->sc_ah;
 285        struct ath_common *common = ath9k_hw_common(ah);
 286        struct ath9k_hw_cal_data *caldata = NULL;
 287        bool fastcc = true;
 288        int r;
 289
 290        __ath_cancel_work(sc);
 291
 292        disable_irq(sc->irq);
 293        tasklet_disable(&sc->intr_tq);
 294        tasklet_disable(&sc->bcon_tasklet);
 295        spin_lock_bh(&sc->sc_pcu_lock);
 296
 297        if (!sc->cur_chan->offchannel) {
 298                fastcc = false;
 299                caldata = &sc->cur_chan->caldata;
 300        }
 301
 302        if (!hchan) {
 303                fastcc = false;
 304                hchan = ah->curchan;
 305        }
 306
 307        if (!ath_prepare_reset(sc))
 308                fastcc = false;
 309
 310        if (ath9k_is_chanctx_enabled())
 311                fastcc = false;
 312
 313        spin_lock_bh(&sc->chan_lock);
 314        sc->cur_chandef = sc->cur_chan->chandef;
 315        spin_unlock_bh(&sc->chan_lock);
 316
 317        ath_dbg(common, CONFIG, "Reset to %u MHz, HT40: %d fastcc: %d\n",
 318                hchan->channel, IS_CHAN_HT40(hchan), fastcc);
 319
 320        r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
 321        if (r) {
 322                ath_err(common,
 323                        "Unable to reset channel, reset status %d\n", r);
 324
 325                ath9k_hw_enable_interrupts(ah);
 326                ath9k_queue_reset(sc, RESET_TYPE_BB_HANG);
 327
 328                goto out;
 329        }
 330
 331        if (ath9k_hw_mci_is_enabled(sc->sc_ah) &&
 332            sc->cur_chan->offchannel)
 333                ath9k_mci_set_txpower(sc, true, false);
 334
 335        if (!ath_complete_reset(sc, true))
 336                r = -EIO;
 337
 338out:
 339        enable_irq(sc->irq);
 340        spin_unlock_bh(&sc->sc_pcu_lock);
 341        tasklet_enable(&sc->bcon_tasklet);
 342        tasklet_enable(&sc->intr_tq);
 343
 344        return r;
 345}
 346
 347static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
 348                            struct ieee80211_vif *vif)
 349{
 350        struct ath_node *an;
 351        an = (struct ath_node *)sta->drv_priv;
 352
 353        an->sc = sc;
 354        an->sta = sta;
 355        an->vif = vif;
 356        memset(&an->key_idx, 0, sizeof(an->key_idx));
 357
 358        ath_tx_node_init(sc, an);
 359
 360        ath_dynack_node_init(sc->sc_ah, an);
 361}
 362
 363static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
 364{
 365        struct ath_node *an = (struct ath_node *)sta->drv_priv;
 366        ath_tx_node_cleanup(sc, an);
 367
 368        ath_dynack_node_deinit(sc->sc_ah, an);
 369}
 370
 371void ath9k_tasklet(unsigned long data)
 372{
 373        struct ath_softc *sc = (struct ath_softc *)data;
 374        struct ath_hw *ah = sc->sc_ah;
 375        struct ath_common *common = ath9k_hw_common(ah);
 376        enum ath_reset_type type;
 377        unsigned long flags;
 378        u32 status;
 379        u32 rxmask;
 380
 381        spin_lock_irqsave(&sc->intr_lock, flags);
 382        status = sc->intrstatus;
 383        sc->intrstatus = 0;
 384        spin_unlock_irqrestore(&sc->intr_lock, flags);
 385
 386        ath9k_ps_wakeup(sc);
 387        spin_lock(&sc->sc_pcu_lock);
 388
 389        if (status & ATH9K_INT_FATAL) {
 390                type = RESET_TYPE_FATAL_INT;
 391                ath9k_queue_reset(sc, type);
 392                ath_dbg(common, RESET, "FATAL: Skipping interrupts\n");
 393                goto out;
 394        }
 395
 396        if ((ah->config.hw_hang_checks & HW_BB_WATCHDOG) &&
 397            (status & ATH9K_INT_BB_WATCHDOG)) {
 398                spin_lock_irqsave(&common->cc_lock, flags);
 399                ath_hw_cycle_counters_update(common);
 400                ar9003_hw_bb_watchdog_dbg_info(ah);
 401                spin_unlock_irqrestore(&common->cc_lock, flags);
 402
 403                if (ar9003_hw_bb_watchdog_check(ah)) {
 404                        type = RESET_TYPE_BB_WATCHDOG;
 405                        ath9k_queue_reset(sc, type);
 406
 407                        ath_dbg(common, RESET,
 408                                "BB_WATCHDOG: Skipping interrupts\n");
 409                        goto out;
 410                }
 411        }
 412
 413        if (status & ATH9K_INT_GTT) {
 414                sc->gtt_cnt++;
 415
 416                if ((sc->gtt_cnt >= MAX_GTT_CNT) && !ath9k_hw_check_alive(ah)) {
 417                        type = RESET_TYPE_TX_GTT;
 418                        ath9k_queue_reset(sc, type);
 419                        ath_dbg(common, RESET,
 420                                "GTT: Skipping interrupts\n");
 421                        goto out;
 422                }
 423        }
 424
 425        spin_lock_irqsave(&sc->sc_pm_lock, flags);
 426        if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
 427                /*
 428                 * TSF sync does not look correct; remain awake to sync with
 429                 * the next Beacon.
 430                 */
 431                ath_dbg(common, PS, "TSFOOR - Sync with next Beacon\n");
 432                sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
 433        }
 434        spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
 435
 436        if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
 437                rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
 438                          ATH9K_INT_RXORN);
 439        else
 440                rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
 441
 442        if (status & rxmask) {
 443                /* Check for high priority Rx first */
 444                if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
 445                    (status & ATH9K_INT_RXHP))
 446                        ath_rx_tasklet(sc, 0, true);
 447
 448                ath_rx_tasklet(sc, 0, false);
 449        }
 450
 451        if (status & ATH9K_INT_TX) {
 452                if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) {
 453                        /*
 454                         * For EDMA chips, TX completion is enabled for the
 455                         * beacon queue, so if a beacon has been transmitted
 456                         * successfully after a GTT interrupt, the GTT counter
 457                         * gets reset to zero here.
 458                         */
 459                        sc->gtt_cnt = 0;
 460
 461                        ath_tx_edma_tasklet(sc);
 462                } else {
 463                        ath_tx_tasklet(sc);
 464                }
 465
 466                wake_up(&sc->tx_wait);
 467        }
 468
 469        if (status & ATH9K_INT_GENTIMER)
 470                ath_gen_timer_isr(sc->sc_ah);
 471
 472        ath9k_btcoex_handle_interrupt(sc, status);
 473
 474        /* re-enable hardware interrupt */
 475        ath9k_hw_resume_interrupts(ah);
 476out:
 477        spin_unlock(&sc->sc_pcu_lock);
 478        ath9k_ps_restore(sc);
 479}
 480
 481irqreturn_t ath_isr(int irq, void *dev)
 482{
 483#define SCHED_INTR (                            \
 484                ATH9K_INT_FATAL |               \
 485                ATH9K_INT_BB_WATCHDOG |         \
 486                ATH9K_INT_RXORN |               \
 487                ATH9K_INT_RXEOL |               \
 488                ATH9K_INT_RX |                  \
 489                ATH9K_INT_RXLP |                \
 490                ATH9K_INT_RXHP |                \
 491                ATH9K_INT_TX |                  \
 492                ATH9K_INT_BMISS |               \
 493                ATH9K_INT_CST |                 \
 494                ATH9K_INT_GTT |                 \
 495                ATH9K_INT_TSFOOR |              \
 496                ATH9K_INT_GENTIMER |            \
 497                ATH9K_INT_MCI)
 498
 499        struct ath_softc *sc = dev;
 500        struct ath_hw *ah = sc->sc_ah;
 501        struct ath_common *common = ath9k_hw_common(ah);
 502        enum ath9k_int status;
 503        u32 sync_cause = 0;
 504        bool sched = false;
 505
 506        /*
 507         * The hardware is not ready/present, don't
 508         * touch anything. Note this can happen early
 509         * on if the IRQ is shared.
 510         */
 511        if (!ah || test_bit(ATH_OP_INVALID, &common->op_flags))
 512                return IRQ_NONE;
 513
 514        /* shared irq, not for us */
 515        if (!ath9k_hw_intrpend(ah))
 516                return IRQ_NONE;
 517
 518        /*
 519         * Figure out the reason(s) for the interrupt.  Note
 520         * that the hal returns a pseudo-ISR that may include
 521         * bits we haven't explicitly enabled so we mask the
 522         * value to insure we only process bits we requested.
 523         */
 524        ath9k_hw_getisr(ah, &status, &sync_cause); /* NB: clears ISR too */
 525        ath9k_debug_sync_cause(sc, sync_cause);
 526        status &= ah->imask;    /* discard unasked-for bits */
 527
 528        if (test_bit(ATH_OP_HW_RESET, &common->op_flags))
 529                return IRQ_HANDLED;
 530
 531        /*
 532         * If there are no status bits set, then this interrupt was not
 533         * for me (should have been caught above).
 534         */
 535        if (!status)
 536                return IRQ_NONE;
 537
 538        /* Cache the status */
 539        spin_lock(&sc->intr_lock);
 540        sc->intrstatus |= status;
 541        spin_unlock(&sc->intr_lock);
 542
 543        if (status & SCHED_INTR)
 544                sched = true;
 545
 546        /*
 547         * If a FATAL interrupt is received, we have to reset the chip
 548         * immediately.
 549         */
 550        if (status & ATH9K_INT_FATAL)
 551                goto chip_reset;
 552
 553        if ((ah->config.hw_hang_checks & HW_BB_WATCHDOG) &&
 554            (status & ATH9K_INT_BB_WATCHDOG))
 555                goto chip_reset;
 556
 557        if (status & ATH9K_INT_SWBA)
 558                tasklet_schedule(&sc->bcon_tasklet);
 559
 560        if (status & ATH9K_INT_TXURN)
 561                ath9k_hw_updatetxtriglevel(ah, true);
 562
 563        if (status & ATH9K_INT_RXEOL) {
 564                ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
 565                ath9k_hw_set_interrupts(ah);
 566        }
 567
 568        if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
 569                if (status & ATH9K_INT_TIM_TIMER) {
 570                        if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
 571                                goto chip_reset;
 572                        /* Clear RxAbort bit so that we can
 573                         * receive frames */
 574                        ath9k_setpower(sc, ATH9K_PM_AWAKE);
 575                        spin_lock(&sc->sc_pm_lock);
 576                        ath9k_hw_setrxabort(sc->sc_ah, 0);
 577                        sc->ps_flags |= PS_WAIT_FOR_BEACON;
 578                        spin_unlock(&sc->sc_pm_lock);
 579                }
 580
 581chip_reset:
 582
 583        ath_debug_stat_interrupt(sc, status);
 584
 585        if (sched) {
 586                /* turn off every interrupt */
 587                ath9k_hw_kill_interrupts(ah);
 588                tasklet_schedule(&sc->intr_tq);
 589        }
 590
 591        return IRQ_HANDLED;
 592
 593#undef SCHED_INTR
 594}
 595
 596/*
 597 * This function is called when a HW reset cannot be deferred
 598 * and has to be immediate.
 599 */
 600int ath_reset(struct ath_softc *sc, struct ath9k_channel *hchan)
 601{
 602        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 603        int r;
 604
 605        ath9k_hw_kill_interrupts(sc->sc_ah);
 606        set_bit(ATH_OP_HW_RESET, &common->op_flags);
 607
 608        ath9k_ps_wakeup(sc);
 609        r = ath_reset_internal(sc, hchan);
 610        ath9k_ps_restore(sc);
 611
 612        return r;
 613}
 614
 615/*
 616 * When a HW reset can be deferred, it is added to the
 617 * hw_reset_work workqueue, but we set ATH_OP_HW_RESET before
 618 * queueing.
 619 */
 620void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)
 621{
 622        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 623#ifdef CONFIG_ATH9K_DEBUGFS
 624        RESET_STAT_INC(sc, type);
 625#endif
 626        ath9k_hw_kill_interrupts(sc->sc_ah);
 627        set_bit(ATH_OP_HW_RESET, &common->op_flags);
 628        ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
 629}
 630
 631void ath_reset_work(struct work_struct *work)
 632{
 633        struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
 634
 635        ath9k_ps_wakeup(sc);
 636        ath_reset_internal(sc, NULL);
 637        ath9k_ps_restore(sc);
 638}
 639
 640/**********************/
 641/* mac80211 callbacks */
 642/**********************/
 643
 644static int ath9k_start(struct ieee80211_hw *hw)
 645{
 646        struct ath_softc *sc = hw->priv;
 647        struct ath_hw *ah = sc->sc_ah;
 648        struct ath_common *common = ath9k_hw_common(ah);
 649        struct ieee80211_channel *curchan = sc->cur_chan->chandef.chan;
 650        struct ath_chanctx *ctx = sc->cur_chan;
 651        struct ath9k_channel *init_channel;
 652        int r;
 653
 654        ath_dbg(common, CONFIG,
 655                "Starting driver with initial channel: %d MHz\n",
 656                curchan->center_freq);
 657
 658        ath9k_ps_wakeup(sc);
 659        mutex_lock(&sc->mutex);
 660
 661        init_channel = ath9k_cmn_get_channel(hw, ah, &ctx->chandef);
 662        sc->cur_chandef = hw->conf.chandef;
 663
 664        /* Reset SERDES registers */
 665        ath9k_hw_configpcipowersave(ah, false);
 666
 667        /*
 668         * The basic interface to setting the hardware in a good
 669         * state is ``reset''.  On return the hardware is known to
 670         * be powered up and with interrupts disabled.  This must
 671         * be followed by initialization of the appropriate bits
 672         * and then setup of the interrupt mask.
 673         */
 674        spin_lock_bh(&sc->sc_pcu_lock);
 675
 676        atomic_set(&ah->intr_ref_cnt, -1);
 677
 678        r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
 679        if (r) {
 680                ath_err(common,
 681                        "Unable to reset hardware; reset status %d (freq %u MHz)\n",
 682                        r, curchan->center_freq);
 683                ah->reset_power_on = false;
 684        }
 685
 686        /* Setup our intr mask. */
 687        ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
 688                    ATH9K_INT_RXORN | ATH9K_INT_FATAL |
 689                    ATH9K_INT_GLOBAL;
 690
 691        if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
 692                ah->imask |= ATH9K_INT_RXHP |
 693                             ATH9K_INT_RXLP;
 694        else
 695                ah->imask |= ATH9K_INT_RX;
 696
 697        if (ah->config.hw_hang_checks & HW_BB_WATCHDOG)
 698                ah->imask |= ATH9K_INT_BB_WATCHDOG;
 699
 700        /*
 701         * Enable GTT interrupts only for AR9003/AR9004 chips
 702         * for now.
 703         */
 704        if (AR_SREV_9300_20_OR_LATER(ah))
 705                ah->imask |= ATH9K_INT_GTT;
 706
 707        if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
 708                ah->imask |= ATH9K_INT_CST;
 709
 710        ath_mci_enable(sc);
 711
 712        clear_bit(ATH_OP_INVALID, &common->op_flags);
 713        sc->sc_ah->is_monitoring = false;
 714
 715        if (!ath_complete_reset(sc, false))
 716                ah->reset_power_on = false;
 717
 718        if (ah->led_pin >= 0) {
 719                ath9k_hw_set_gpio(ah, ah->led_pin,
 720                                  (ah->config.led_active_high) ? 1 : 0);
 721                ath9k_hw_gpio_request_out(ah, ah->led_pin, NULL,
 722                                          AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
 723        }
 724
 725        /*
 726         * Reset key cache to sane defaults (all entries cleared) instead of
 727         * semi-random values after suspend/resume.
 728         */
 729        ath9k_cmn_init_crypto(sc->sc_ah);
 730
 731        ath9k_hw_reset_tsf(ah);
 732
 733        spin_unlock_bh(&sc->sc_pcu_lock);
 734
 735        ath9k_rng_start(sc);
 736
 737        mutex_unlock(&sc->mutex);
 738
 739        ath9k_ps_restore(sc);
 740
 741        return 0;
 742}
 743
 744static void ath9k_tx(struct ieee80211_hw *hw,
 745                     struct ieee80211_tx_control *control,
 746                     struct sk_buff *skb)
 747{
 748        struct ath_softc *sc = hw->priv;
 749        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 750        struct ath_tx_control txctl;
 751        struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
 752        unsigned long flags;
 753
 754        if (sc->ps_enabled) {
 755                /*
 756                 * mac80211 does not set PM field for normal data frames, so we
 757                 * need to update that based on the current PS mode.
 758                 */
 759                if (ieee80211_is_data(hdr->frame_control) &&
 760                    !ieee80211_is_nullfunc(hdr->frame_control) &&
 761                    !ieee80211_has_pm(hdr->frame_control)) {
 762                        ath_dbg(common, PS,
 763                                "Add PM=1 for a TX frame while in PS mode\n");
 764                        hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
 765                }
 766        }
 767
 768        if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_NETWORK_SLEEP)) {
 769                /*
 770                 * We are using PS-Poll and mac80211 can request TX while in
 771                 * power save mode. Need to wake up hardware for the TX to be
 772                 * completed and if needed, also for RX of buffered frames.
 773                 */
 774                ath9k_ps_wakeup(sc);
 775                spin_lock_irqsave(&sc->sc_pm_lock, flags);
 776                if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
 777                        ath9k_hw_setrxabort(sc->sc_ah, 0);
 778                if (ieee80211_is_pspoll(hdr->frame_control)) {
 779                        ath_dbg(common, PS,
 780                                "Sending PS-Poll to pick a buffered frame\n");
 781                        sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
 782                } else {
 783                        ath_dbg(common, PS, "Wake up to complete TX\n");
 784                        sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
 785                }
 786                /*
 787                 * The actual restore operation will happen only after
 788                 * the ps_flags bit is cleared. We are just dropping
 789                 * the ps_usecount here.
 790                 */
 791                spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
 792                ath9k_ps_restore(sc);
 793        }
 794
 795        /*
 796         * Cannot tx while the hardware is in full sleep, it first needs a full
 797         * chip reset to recover from that
 798         */
 799        if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP)) {
 800                ath_err(common, "TX while HW is in FULL_SLEEP mode\n");
 801                goto exit;
 802        }
 803
 804        memset(&txctl, 0, sizeof(struct ath_tx_control));
 805        txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
 806        txctl.sta = control->sta;
 807
 808        ath_dbg(common, XMIT, "transmitting packet, skb: %p\n", skb);
 809
 810        if (ath_tx_start(hw, skb, &txctl) != 0) {
 811                ath_dbg(common, XMIT, "TX failed\n");
 812                TX_STAT_INC(sc, txctl.txq->axq_qnum, txfailed);
 813                goto exit;
 814        }
 815
 816        return;
 817exit:
 818        ieee80211_free_txskb(hw, skb);
 819}
 820
 821static void ath9k_stop(struct ieee80211_hw *hw)
 822{
 823        struct ath_softc *sc = hw->priv;
 824        struct ath_hw *ah = sc->sc_ah;
 825        struct ath_common *common = ath9k_hw_common(ah);
 826        bool prev_idle;
 827
 828        ath9k_deinit_channel_context(sc);
 829
 830        mutex_lock(&sc->mutex);
 831
 832        ath9k_rng_stop(sc);
 833
 834        ath_cancel_work(sc);
 835
 836        if (test_bit(ATH_OP_INVALID, &common->op_flags)) {
 837                ath_dbg(common, ANY, "Device not present\n");
 838                mutex_unlock(&sc->mutex);
 839                return;
 840        }
 841
 842        /* Ensure HW is awake when we try to shut it down. */
 843        ath9k_ps_wakeup(sc);
 844
 845        spin_lock_bh(&sc->sc_pcu_lock);
 846
 847        /* prevent tasklets to enable interrupts once we disable them */
 848        ah->imask &= ~ATH9K_INT_GLOBAL;
 849
 850        /* make sure h/w will not generate any interrupt
 851         * before setting the invalid flag. */
 852        ath9k_hw_disable_interrupts(ah);
 853
 854        spin_unlock_bh(&sc->sc_pcu_lock);
 855
 856        /* we can now sync irq and kill any running tasklets, since we already
 857         * disabled interrupts and not holding a spin lock */
 858        synchronize_irq(sc->irq);
 859        tasklet_kill(&sc->intr_tq);
 860        tasklet_kill(&sc->bcon_tasklet);
 861
 862        prev_idle = sc->ps_idle;
 863        sc->ps_idle = true;
 864
 865        spin_lock_bh(&sc->sc_pcu_lock);
 866
 867        if (ah->led_pin >= 0) {
 868                ath9k_hw_set_gpio(ah, ah->led_pin,
 869                                  (ah->config.led_active_high) ? 0 : 1);
 870                ath9k_hw_gpio_request_in(ah, ah->led_pin, NULL);
 871        }
 872
 873        ath_prepare_reset(sc);
 874
 875        if (sc->rx.frag) {
 876                dev_kfree_skb_any(sc->rx.frag);
 877                sc->rx.frag = NULL;
 878        }
 879
 880        if (!ah->curchan)
 881                ah->curchan = ath9k_cmn_get_channel(hw, ah,
 882                                                    &sc->cur_chan->chandef);
 883
 884        ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
 885
 886        set_bit(ATH_OP_INVALID, &common->op_flags);
 887
 888        ath9k_hw_phy_disable(ah);
 889
 890        ath9k_hw_configpcipowersave(ah, true);
 891
 892        spin_unlock_bh(&sc->sc_pcu_lock);
 893
 894        ath9k_ps_restore(sc);
 895
 896        sc->ps_idle = prev_idle;
 897
 898        mutex_unlock(&sc->mutex);
 899
 900        ath_dbg(common, CONFIG, "Driver halt\n");
 901}
 902
 903static bool ath9k_uses_beacons(int type)
 904{
 905        switch (type) {
 906        case NL80211_IFTYPE_AP:
 907        case NL80211_IFTYPE_ADHOC:
 908        case NL80211_IFTYPE_MESH_POINT:
 909                return true;
 910        default:
 911                return false;
 912        }
 913}
 914
 915static void ath9k_vif_iter_set_beacon(struct ath9k_vif_iter_data *iter_data,
 916                                      struct ieee80211_vif *vif)
 917{
 918        /* Use the first (configured) interface, but prefering AP interfaces. */
 919        if (!iter_data->primary_beacon_vif) {
 920                iter_data->primary_beacon_vif = vif;
 921        } else {
 922                if (iter_data->primary_beacon_vif->type != NL80211_IFTYPE_AP &&
 923                    vif->type == NL80211_IFTYPE_AP)
 924                        iter_data->primary_beacon_vif = vif;
 925        }
 926
 927        iter_data->beacons = true;
 928        iter_data->nbcnvifs += 1;
 929}
 930
 931static void ath9k_vif_iter(struct ath9k_vif_iter_data *iter_data,
 932                           u8 *mac, struct ieee80211_vif *vif)
 933{
 934        struct ath_vif *avp = (struct ath_vif *)vif->drv_priv;
 935        int i;
 936
 937        if (iter_data->has_hw_macaddr) {
 938                for (i = 0; i < ETH_ALEN; i++)
 939                        iter_data->mask[i] &=
 940                                ~(iter_data->hw_macaddr[i] ^ mac[i]);
 941        } else {
 942                memcpy(iter_data->hw_macaddr, mac, ETH_ALEN);
 943                iter_data->has_hw_macaddr = true;
 944        }
 945
 946        if (!vif->bss_conf.use_short_slot)
 947                iter_data->slottime = 20;
 948
 949        switch (vif->type) {
 950        case NL80211_IFTYPE_AP:
 951                iter_data->naps++;
 952                if (vif->bss_conf.enable_beacon)
 953                        ath9k_vif_iter_set_beacon(iter_data, vif);
 954                break;
 955        case NL80211_IFTYPE_STATION:
 956                iter_data->nstations++;
 957                if (avp->assoc && !iter_data->primary_sta)
 958                        iter_data->primary_sta = vif;
 959                break;
 960        case NL80211_IFTYPE_OCB:
 961                iter_data->nocbs++;
 962                break;
 963        case NL80211_IFTYPE_ADHOC:
 964                iter_data->nadhocs++;
 965                if (vif->bss_conf.enable_beacon)
 966                        ath9k_vif_iter_set_beacon(iter_data, vif);
 967                break;
 968        case NL80211_IFTYPE_MESH_POINT:
 969                iter_data->nmeshes++;
 970                if (vif->bss_conf.enable_beacon)
 971                        ath9k_vif_iter_set_beacon(iter_data, vif);
 972                break;
 973        case NL80211_IFTYPE_WDS:
 974                iter_data->nwds++;
 975                break;
 976        default:
 977                break;
 978        }
 979}
 980
 981static void ath9k_update_bssid_mask(struct ath_softc *sc,
 982                                    struct ath_chanctx *ctx,
 983                                    struct ath9k_vif_iter_data *iter_data)
 984{
 985        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
 986        struct ath_vif *avp;
 987        int i;
 988
 989        if (!ath9k_is_chanctx_enabled())
 990                return;
 991
 992        list_for_each_entry(avp, &ctx->vifs, list) {
 993                if (ctx->nvifs_assigned != 1)
 994                        continue;
 995
 996                if (!iter_data->has_hw_macaddr)
 997                        continue;
 998
 999                ether_addr_copy(common->curbssid, avp->bssid);
1000
1001                /* perm_addr will be used as the p2p device address. */
1002                for (i = 0; i < ETH_ALEN; i++)
1003                        iter_data->mask[i] &=
1004                                ~(iter_data->hw_macaddr[i] ^
1005                                  sc->hw->wiphy->perm_addr[i]);
1006        }
1007}
1008
1009/* Called with sc->mutex held. */
1010void ath9k_calculate_iter_data(struct ath_softc *sc,
1011                               struct ath_chanctx *ctx,
1012                               struct ath9k_vif_iter_data *iter_data)
1013{
1014        struct ath_vif *avp;
1015
1016        /*
1017         * The hardware will use primary station addr together with the
1018         * BSSID mask when matching addresses.
1019         */
1020        memset(iter_data, 0, sizeof(*iter_data));
1021        eth_broadcast_addr(iter_data->mask);
1022        iter_data->slottime = 9;
1023
1024        list_for_each_entry(avp, &ctx->vifs, list)
1025                ath9k_vif_iter(iter_data, avp->vif->addr, avp->vif);
1026
1027        ath9k_update_bssid_mask(sc, ctx, iter_data);
1028}
1029
1030static void ath9k_set_assoc_state(struct ath_softc *sc,
1031                                  struct ieee80211_vif *vif, bool changed)
1032{
1033        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1034        struct ath_vif *avp = (struct ath_vif *)vif->drv_priv;
1035        unsigned long flags;
1036
1037        set_bit(ATH_OP_PRIM_STA_VIF, &common->op_flags);
1038
1039        ether_addr_copy(common->curbssid, avp->bssid);
1040        common->curaid = avp->aid;
1041        ath9k_hw_write_associd(sc->sc_ah);
1042
1043        if (changed) {
1044                common->last_rssi = ATH_RSSI_DUMMY_MARKER;
1045                sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
1046
1047                spin_lock_irqsave(&sc->sc_pm_lock, flags);
1048                sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
1049                spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
1050        }
1051
1052        if (ath9k_hw_mci_is_enabled(sc->sc_ah))
1053                ath9k_mci_update_wlan_channels(sc, false);
1054
1055        ath_dbg(common, CONFIG,
1056                "Primary Station interface: %pM, BSSID: %pM\n",
1057                vif->addr, common->curbssid);
1058}
1059
1060#ifdef CONFIG_ATH9K_CHANNEL_CONTEXT
1061static void ath9k_set_offchannel_state(struct ath_softc *sc)
1062{
1063        struct ath_hw *ah = sc->sc_ah;
1064        struct ath_common *common = ath9k_hw_common(ah);
1065        struct ieee80211_vif *vif = NULL;
1066
1067        ath9k_ps_wakeup(sc);
1068
1069        if (sc->offchannel.state < ATH_OFFCHANNEL_ROC_START)
1070                vif = sc->offchannel.scan_vif;
1071        else
1072                vif = sc->offchannel.roc_vif;
1073
1074        if (WARN_ON(!vif))
1075                goto exit;
1076
1077        eth_zero_addr(common->curbssid);
1078        eth_broadcast_addr(common->bssidmask);
1079        memcpy(common->macaddr, vif->addr, ETH_ALEN);
1080        common->curaid = 0;
1081        ah->opmode = vif->type;
1082        ah->imask &= ~ATH9K_INT_SWBA;
1083        ah->imask &= ~ATH9K_INT_TSFOOR;
1084        ah->slottime = 9;
1085
1086        ath_hw_setbssidmask(common);
1087        ath9k_hw_setopmode(ah);
1088        ath9k_hw_write_associd(sc->sc_ah);
1089        ath9k_hw_set_interrupts(ah);
1090        ath9k_hw_init_global_settings(ah);
1091
1092exit:
1093        ath9k_ps_restore(sc);
1094}
1095#endif
1096
1097/* Called with sc->mutex held. */
1098void ath9k_calculate_summary_state(struct ath_softc *sc,
1099                                   struct ath_chanctx *ctx)
1100{
1101        struct ath_hw *ah = sc->sc_ah;
1102        struct ath_common *common = ath9k_hw_common(ah);
1103        struct ath9k_vif_iter_data iter_data;
1104
1105        ath_chanctx_check_active(sc, ctx);
1106
1107        if (ctx != sc->cur_chan)
1108                return;
1109
1110#ifdef CONFIG_ATH9K_CHANNEL_CONTEXT
1111        if (ctx == &sc->offchannel.chan)
1112                return ath9k_set_offchannel_state(sc);
1113#endif
1114
1115        ath9k_ps_wakeup(sc);
1116        ath9k_calculate_iter_data(sc, ctx, &iter_data);
1117
1118        if (iter_data.has_hw_macaddr)
1119                memcpy(common->macaddr, iter_data.hw_macaddr, ETH_ALEN);
1120
1121        memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
1122        ath_hw_setbssidmask(common);
1123
1124        if (iter_data.naps > 0) {
1125                ath9k_hw_set_tsfadjust(ah, true);
1126                ah->opmode = NL80211_IFTYPE_AP;
1127        } else {
1128                ath9k_hw_set_tsfadjust(ah, false);
1129                if (iter_data.beacons)
1130                        ath9k_beacon_ensure_primary_slot(sc);
1131
1132                if (iter_data.nmeshes)
1133                        ah->opmode = NL80211_IFTYPE_MESH_POINT;
1134                else if (iter_data.nocbs)
1135                        ah->opmode = NL80211_IFTYPE_OCB;
1136                else if (iter_data.nwds)
1137                        ah->opmode = NL80211_IFTYPE_AP;
1138                else if (iter_data.nadhocs)
1139                        ah->opmode = NL80211_IFTYPE_ADHOC;
1140                else
1141                        ah->opmode = NL80211_IFTYPE_STATION;
1142        }
1143
1144        ath9k_hw_setopmode(ah);
1145
1146        ctx->switch_after_beacon = false;
1147        if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0)
1148                ah->imask |= ATH9K_INT_TSFOOR;
1149        else {
1150                ah->imask &= ~ATH9K_INT_TSFOOR;
1151                if (iter_data.naps == 1 && iter_data.beacons)
1152                        ctx->switch_after_beacon = true;
1153        }
1154
1155        if (ah->opmode == NL80211_IFTYPE_STATION) {
1156                bool changed = (iter_data.primary_sta != ctx->primary_sta);
1157
1158                if (iter_data.primary_sta) {
1159                        iter_data.primary_beacon_vif = iter_data.primary_sta;
1160                        iter_data.beacons = true;
1161                        ath9k_set_assoc_state(sc, iter_data.primary_sta,
1162                                              changed);
1163                        ctx->primary_sta = iter_data.primary_sta;
1164                } else {
1165                        ctx->primary_sta = NULL;
1166                        eth_zero_addr(common->curbssid);
1167                        common->curaid = 0;
1168                        ath9k_hw_write_associd(sc->sc_ah);
1169                        if (ath9k_hw_mci_is_enabled(sc->sc_ah))
1170                                ath9k_mci_update_wlan_channels(sc, true);
1171                }
1172        }
1173        sc->nbcnvifs = iter_data.nbcnvifs;
1174        ath9k_beacon_config(sc, iter_data.primary_beacon_vif,
1175                            iter_data.beacons);
1176        ath9k_hw_set_interrupts(ah);
1177
1178        if (ah->slottime != iter_data.slottime) {
1179                ah->slottime = iter_data.slottime;
1180                ath9k_hw_init_global_settings(ah);
1181        }
1182
1183        if (iter_data.primary_sta)
1184                set_bit(ATH_OP_PRIM_STA_VIF, &common->op_flags);
1185        else
1186                clear_bit(ATH_OP_PRIM_STA_VIF, &common->op_flags);
1187
1188        ath_dbg(common, CONFIG,
1189                "macaddr: %pM, bssid: %pM, bssidmask: %pM\n",
1190                common->macaddr, common->curbssid, common->bssidmask);
1191
1192        ath9k_ps_restore(sc);
1193}
1194
1195static void ath9k_tpc_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
1196{
1197        int *power = data;
1198
1199        if (*power < vif->bss_conf.txpower)
1200                *power = vif->bss_conf.txpower;
1201}
1202
1203/* Called with sc->mutex held. */
1204void ath9k_set_txpower(struct ath_softc *sc, struct ieee80211_vif *vif)
1205{
1206        int power;
1207        struct ath_hw *ah = sc->sc_ah;
1208        struct ath_regulatory *reg = ath9k_hw_regulatory(ah);
1209
1210        ath9k_ps_wakeup(sc);
1211        if (ah->tpc_enabled) {
1212                power = (vif) ? vif->bss_conf.txpower : -1;
1213                ieee80211_iterate_active_interfaces_atomic(
1214                                sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
1215                                ath9k_tpc_vif_iter, &power);
1216                if (power == -1)
1217                        power = sc->hw->conf.power_level;
1218        } else {
1219                power = sc->hw->conf.power_level;
1220        }
1221        sc->cur_chan->txpower = 2 * power;
1222        ath9k_hw_set_txpowerlimit(ah, sc->cur_chan->txpower, false);
1223        sc->cur_chan->cur_txpower = reg->max_power_level;
1224        ath9k_ps_restore(sc);
1225}
1226
1227static void ath9k_assign_hw_queues(struct ieee80211_hw *hw,
1228                                   struct ieee80211_vif *vif)
1229{
1230        int i;
1231
1232        if (!ath9k_is_chanctx_enabled())
1233                return;
1234
1235        for (i = 0; i < IEEE80211_NUM_ACS; i++)
1236                vif->hw_queue[i] = i;
1237
1238        if (vif->type == NL80211_IFTYPE_AP ||
1239            vif->type == NL80211_IFTYPE_MESH_POINT)
1240                vif->cab_queue = hw->queues - 2;
1241        else
1242                vif->cab_queue = IEEE80211_INVAL_HW_QUEUE;
1243}
1244
1245static int ath9k_add_interface(struct ieee80211_hw *hw,
1246                               struct ieee80211_vif *vif)
1247{
1248        struct ath_softc *sc = hw->priv;
1249        struct ath_hw *ah = sc->sc_ah;
1250        struct ath_common *common = ath9k_hw_common(ah);
1251        struct ath_vif *avp = (void *)vif->drv_priv;
1252        struct ath_node *an = &avp->mcast_node;
1253
1254        mutex_lock(&sc->mutex);
1255        if (IS_ENABLED(CONFIG_ATH9K_TX99)) {
1256                if (sc->cur_chan->nvifs >= 1) {
1257                        mutex_unlock(&sc->mutex);
1258                        return -EOPNOTSUPP;
1259                }
1260                sc->tx99_vif = vif;
1261        }
1262
1263        ath_dbg(common, CONFIG, "Attach a VIF of type: %d\n", vif->type);
1264        sc->cur_chan->nvifs++;
1265
1266        if (vif->type == NL80211_IFTYPE_STATION && ath9k_is_chanctx_enabled())
1267                vif->driver_flags |= IEEE80211_VIF_GET_NOA_UPDATE;
1268
1269        if (ath9k_uses_beacons(vif->type))
1270                ath9k_beacon_assign_slot(sc, vif);
1271
1272        avp->vif = vif;
1273        if (!ath9k_is_chanctx_enabled()) {
1274                avp->chanctx = sc->cur_chan;
1275                list_add_tail(&avp->list, &avp->chanctx->vifs);
1276        }
1277
1278        ath9k_calculate_summary_state(sc, avp->chanctx);
1279
1280        ath9k_assign_hw_queues(hw, vif);
1281
1282        ath9k_set_txpower(sc, vif);
1283
1284        an->sc = sc;
1285        an->sta = NULL;
1286        an->vif = vif;
1287        an->no_ps_filter = true;
1288        ath_tx_node_init(sc, an);
1289
1290        mutex_unlock(&sc->mutex);
1291        return 0;
1292}
1293
1294static int ath9k_change_interface(struct ieee80211_hw *hw,
1295                                  struct ieee80211_vif *vif,
1296                                  enum nl80211_iftype new_type,
1297                                  bool p2p)
1298{
1299        struct ath_softc *sc = hw->priv;
1300        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1301        struct ath_vif *avp = (void *)vif->drv_priv;
1302
1303        mutex_lock(&sc->mutex);
1304
1305        if (IS_ENABLED(CONFIG_ATH9K_TX99)) {
1306                mutex_unlock(&sc->mutex);
1307                return -EOPNOTSUPP;
1308        }
1309
1310        ath_dbg(common, CONFIG, "Change Interface\n");
1311
1312        if (ath9k_uses_beacons(vif->type))
1313                ath9k_beacon_remove_slot(sc, vif);
1314
1315        vif->type = new_type;
1316        vif->p2p = p2p;
1317
1318        if (ath9k_uses_beacons(vif->type))
1319                ath9k_beacon_assign_slot(sc, vif);
1320
1321        ath9k_assign_hw_queues(hw, vif);
1322        ath9k_calculate_summary_state(sc, avp->chanctx);
1323
1324        ath9k_set_txpower(sc, vif);
1325
1326        mutex_unlock(&sc->mutex);
1327        return 0;
1328}
1329
1330static void ath9k_remove_interface(struct ieee80211_hw *hw,
1331                                   struct ieee80211_vif *vif)
1332{
1333        struct ath_softc *sc = hw->priv;
1334        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1335        struct ath_vif *avp = (void *)vif->drv_priv;
1336
1337        ath_dbg(common, CONFIG, "Detach Interface\n");
1338
1339        mutex_lock(&sc->mutex);
1340
1341        ath9k_p2p_remove_vif(sc, vif);
1342
1343        sc->cur_chan->nvifs--;
1344        sc->tx99_vif = NULL;
1345        if (!ath9k_is_chanctx_enabled())
1346                list_del(&avp->list);
1347
1348        if (ath9k_uses_beacons(vif->type))
1349                ath9k_beacon_remove_slot(sc, vif);
1350
1351        ath_tx_node_cleanup(sc, &avp->mcast_node);
1352
1353        ath9k_calculate_summary_state(sc, avp->chanctx);
1354
1355        ath9k_set_txpower(sc, NULL);
1356
1357        mutex_unlock(&sc->mutex);
1358}
1359
1360static void ath9k_enable_ps(struct ath_softc *sc)
1361{
1362        struct ath_hw *ah = sc->sc_ah;
1363        struct ath_common *common = ath9k_hw_common(ah);
1364
1365        if (IS_ENABLED(CONFIG_ATH9K_TX99))
1366                return;
1367
1368        sc->ps_enabled = true;
1369        if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
1370                if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
1371                        ah->imask |= ATH9K_INT_TIM_TIMER;
1372                        ath9k_hw_set_interrupts(ah);
1373                }
1374                ath9k_hw_setrxabort(ah, 1);
1375        }
1376        ath_dbg(common, PS, "PowerSave enabled\n");
1377}
1378
1379static void ath9k_disable_ps(struct ath_softc *sc)
1380{
1381        struct ath_hw *ah = sc->sc_ah;
1382        struct ath_common *common = ath9k_hw_common(ah);
1383
1384        if (IS_ENABLED(CONFIG_ATH9K_TX99))
1385                return;
1386
1387        sc->ps_enabled = false;
1388        ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
1389        if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
1390                ath9k_hw_setrxabort(ah, 0);
1391                sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
1392                                  PS_WAIT_FOR_CAB |
1393                                  PS_WAIT_FOR_PSPOLL_DATA |
1394                                  PS_WAIT_FOR_TX_ACK);
1395                if (ah->imask & ATH9K_INT_TIM_TIMER) {
1396                        ah->imask &= ~ATH9K_INT_TIM_TIMER;
1397                        ath9k_hw_set_interrupts(ah);
1398                }
1399        }
1400        ath_dbg(common, PS, "PowerSave disabled\n");
1401}
1402
1403static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
1404{
1405        struct ath_softc *sc = hw->priv;
1406        struct ath_hw *ah = sc->sc_ah;
1407        struct ath_common *common = ath9k_hw_common(ah);
1408        struct ieee80211_conf *conf = &hw->conf;
1409        struct ath_chanctx *ctx = sc->cur_chan;
1410
1411        ath9k_ps_wakeup(sc);
1412        mutex_lock(&sc->mutex);
1413
1414        if (changed & IEEE80211_CONF_CHANGE_IDLE) {
1415                sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
1416                if (sc->ps_idle) {
1417                        ath_cancel_work(sc);
1418                        ath9k_stop_btcoex(sc);
1419                } else {
1420                        ath9k_start_btcoex(sc);
1421                        /*
1422                         * The chip needs a reset to properly wake up from
1423                         * full sleep
1424                         */
1425                        ath_chanctx_set_channel(sc, ctx, &ctx->chandef);
1426                }
1427        }
1428
1429        /*
1430         * We just prepare to enable PS. We have to wait until our AP has
1431         * ACK'd our null data frame to disable RX otherwise we'll ignore
1432         * those ACKs and end up retransmitting the same null data frames.
1433         * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
1434         */
1435        if (changed & IEEE80211_CONF_CHANGE_PS) {
1436                unsigned long flags;
1437                spin_lock_irqsave(&sc->sc_pm_lock, flags);
1438                if (conf->flags & IEEE80211_CONF_PS)
1439                        ath9k_enable_ps(sc);
1440                else
1441                        ath9k_disable_ps(sc);
1442                spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
1443        }
1444
1445        if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
1446                if (conf->flags & IEEE80211_CONF_MONITOR) {
1447                        ath_dbg(common, CONFIG, "Monitor mode is enabled\n");
1448                        sc->sc_ah->is_monitoring = true;
1449                } else {
1450                        ath_dbg(common, CONFIG, "Monitor mode is disabled\n");
1451                        sc->sc_ah->is_monitoring = false;
1452                }
1453        }
1454
1455        if (!ath9k_is_chanctx_enabled() && (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
1456                ctx->offchannel = !!(conf->flags & IEEE80211_CONF_OFFCHANNEL);
1457                ath_chanctx_set_channel(sc, ctx, &hw->conf.chandef);
1458        }
1459
1460        mutex_unlock(&sc->mutex);
1461        ath9k_ps_restore(sc);
1462
1463        return 0;
1464}
1465
1466#define SUPPORTED_FILTERS                       \
1467        (FIF_ALLMULTI |                         \
1468        FIF_CONTROL |                           \
1469        FIF_PSPOLL |                            \
1470        FIF_OTHER_BSS |                         \
1471        FIF_BCN_PRBRESP_PROMISC |               \
1472        FIF_PROBE_REQ |                         \
1473        FIF_FCSFAIL)
1474
1475/* FIXME: sc->sc_full_reset ? */
1476static void ath9k_configure_filter(struct ieee80211_hw *hw,
1477                                   unsigned int changed_flags,
1478                                   unsigned int *total_flags,
1479                                   u64 multicast)
1480{
1481        struct ath_softc *sc = hw->priv;
1482        struct ath_chanctx *ctx;
1483        u32 rfilt;
1484
1485        changed_flags &= SUPPORTED_FILTERS;
1486        *total_flags &= SUPPORTED_FILTERS;
1487
1488        spin_lock_bh(&sc->chan_lock);
1489        ath_for_each_chanctx(sc, ctx)
1490                ctx->rxfilter = *total_flags;
1491#ifdef CONFIG_ATH9K_CHANNEL_CONTEXT
1492        sc->offchannel.chan.rxfilter = *total_flags;
1493#endif
1494        spin_unlock_bh(&sc->chan_lock);
1495
1496        ath9k_ps_wakeup(sc);
1497        rfilt = ath_calcrxfilter(sc);
1498        ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
1499        ath9k_ps_restore(sc);
1500
1501        ath_dbg(ath9k_hw_common(sc->sc_ah), CONFIG, "Set HW RX filter: 0x%x\n",
1502                rfilt);
1503}
1504
1505static int ath9k_sta_add(struct ieee80211_hw *hw,
1506                         struct ieee80211_vif *vif,
1507                         struct ieee80211_sta *sta)
1508{
1509        struct ath_softc *sc = hw->priv;
1510        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1511        struct ath_node *an = (struct ath_node *) sta->drv_priv;
1512        struct ieee80211_key_conf ps_key = { };
1513        int key;
1514
1515        ath_node_attach(sc, sta, vif);
1516
1517        if (vif->type != NL80211_IFTYPE_AP &&
1518            vif->type != NL80211_IFTYPE_AP_VLAN)
1519                return 0;
1520
1521        key = ath_key_config(common, vif, sta, &ps_key);
1522        if (key > 0) {
1523                an->ps_key = key;
1524                an->key_idx[0] = key;
1525        }
1526
1527        return 0;
1528}
1529
1530static void ath9k_del_ps_key(struct ath_softc *sc,
1531                             struct ieee80211_vif *vif,
1532                             struct ieee80211_sta *sta)
1533{
1534        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1535        struct ath_node *an = (struct ath_node *) sta->drv_priv;
1536        struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
1537
1538        if (!an->ps_key)
1539            return;
1540
1541        ath_key_delete(common, &ps_key);
1542        an->ps_key = 0;
1543        an->key_idx[0] = 0;
1544}
1545
1546static int ath9k_sta_remove(struct ieee80211_hw *hw,
1547                            struct ieee80211_vif *vif,
1548                            struct ieee80211_sta *sta)
1549{
1550        struct ath_softc *sc = hw->priv;
1551
1552        ath9k_del_ps_key(sc, vif, sta);
1553        ath_node_detach(sc, sta);
1554
1555        return 0;
1556}
1557
1558static int ath9k_sta_state(struct ieee80211_hw *hw,
1559                           struct ieee80211_vif *vif,
1560                           struct ieee80211_sta *sta,
1561                           enum ieee80211_sta_state old_state,
1562                           enum ieee80211_sta_state new_state)
1563{
1564        struct ath_softc *sc = hw->priv;
1565        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1566        int ret = 0;
1567
1568        if (old_state == IEEE80211_STA_NOTEXIST &&
1569            new_state == IEEE80211_STA_NONE) {
1570                ret = ath9k_sta_add(hw, vif, sta);
1571                ath_dbg(common, CONFIG,
1572                        "Add station: %pM\n", sta->addr);
1573        } else if (old_state == IEEE80211_STA_NONE &&
1574                   new_state == IEEE80211_STA_NOTEXIST) {
1575                ret = ath9k_sta_remove(hw, vif, sta);
1576                ath_dbg(common, CONFIG,
1577                        "Remove station: %pM\n", sta->addr);
1578        }
1579
1580        if (ath9k_is_chanctx_enabled()) {
1581                if (vif->type == NL80211_IFTYPE_STATION) {
1582                        if (old_state == IEEE80211_STA_ASSOC &&
1583                            new_state == IEEE80211_STA_AUTHORIZED)
1584                                ath_chanctx_event(sc, vif,
1585                                                  ATH_CHANCTX_EVENT_AUTHORIZED);
1586                }
1587        }
1588
1589        return ret;
1590}
1591
1592static void ath9k_sta_set_tx_filter(struct ath_hw *ah,
1593                                    struct ath_node *an,
1594                                    bool set)
1595{
1596        int i;
1597
1598        for (i = 0; i < ARRAY_SIZE(an->key_idx); i++) {
1599                if (!an->key_idx[i])
1600                        continue;
1601                ath9k_hw_set_tx_filter(ah, an->key_idx[i], set);
1602        }
1603}
1604
1605static void ath9k_sta_notify(struct ieee80211_hw *hw,
1606                         struct ieee80211_vif *vif,
1607                         enum sta_notify_cmd cmd,
1608                         struct ieee80211_sta *sta)
1609{
1610        struct ath_softc *sc = hw->priv;
1611        struct ath_node *an = (struct ath_node *) sta->drv_priv;
1612
1613        switch (cmd) {
1614        case STA_NOTIFY_SLEEP:
1615                an->sleeping = true;
1616                ath_tx_aggr_sleep(sta, sc, an);
1617                ath9k_sta_set_tx_filter(sc->sc_ah, an, true);
1618                break;
1619        case STA_NOTIFY_AWAKE:
1620                ath9k_sta_set_tx_filter(sc->sc_ah, an, false);
1621                an->sleeping = false;
1622                ath_tx_aggr_wakeup(sc, an);
1623                break;
1624        }
1625}
1626
1627static int ath9k_conf_tx(struct ieee80211_hw *hw,
1628                         struct ieee80211_vif *vif, u16 queue,
1629                         const struct ieee80211_tx_queue_params *params)
1630{
1631        struct ath_softc *sc = hw->priv;
1632        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1633        struct ath_txq *txq;
1634        struct ath9k_tx_queue_info qi;
1635        int ret = 0;
1636
1637        if (queue >= IEEE80211_NUM_ACS)
1638                return 0;
1639
1640        txq = sc->tx.txq_map[queue];
1641
1642        ath9k_ps_wakeup(sc);
1643        mutex_lock(&sc->mutex);
1644
1645        memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
1646
1647        qi.tqi_aifs = params->aifs;
1648        qi.tqi_cwmin = params->cw_min;
1649        qi.tqi_cwmax = params->cw_max;
1650        qi.tqi_burstTime = params->txop * 32;
1651
1652        ath_dbg(common, CONFIG,
1653                "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
1654                queue, txq->axq_qnum, params->aifs, params->cw_min,
1655                params->cw_max, params->txop);
1656
1657        ath_update_max_aggr_framelen(sc, queue, qi.tqi_burstTime);
1658        ret = ath_txq_update(sc, txq->axq_qnum, &qi);
1659        if (ret)
1660                ath_err(common, "TXQ Update failed\n");
1661
1662        mutex_unlock(&sc->mutex);
1663        ath9k_ps_restore(sc);
1664
1665        return ret;
1666}
1667
1668static int ath9k_set_key(struct ieee80211_hw *hw,
1669                         enum set_key_cmd cmd,
1670                         struct ieee80211_vif *vif,
1671                         struct ieee80211_sta *sta,
1672                         struct ieee80211_key_conf *key)
1673{
1674        struct ath_softc *sc = hw->priv;
1675        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1676        struct ath_node *an = NULL;
1677        int ret = 0, i;
1678
1679        if (ath9k_modparam_nohwcrypt)
1680                return -ENOSPC;
1681
1682        if ((vif->type == NL80211_IFTYPE_ADHOC ||
1683             vif->type == NL80211_IFTYPE_MESH_POINT) &&
1684            (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
1685             key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
1686            !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
1687                /*
1688                 * For now, disable hw crypto for the RSN IBSS group keys. This
1689                 * could be optimized in the future to use a modified key cache
1690                 * design to support per-STA RX GTK, but until that gets
1691                 * implemented, use of software crypto for group addressed
1692                 * frames is a acceptable to allow RSN IBSS to be used.
1693                 */
1694                return -EOPNOTSUPP;
1695        }
1696
1697        mutex_lock(&sc->mutex);
1698        ath9k_ps_wakeup(sc);
1699        ath_dbg(common, CONFIG, "Set HW Key %d\n", cmd);
1700        if (sta)
1701                an = (struct ath_node *)sta->drv_priv;
1702
1703        switch (cmd) {
1704        case SET_KEY:
1705                if (sta)
1706                        ath9k_del_ps_key(sc, vif, sta);
1707
1708                key->hw_key_idx = 0;
1709                ret = ath_key_config(common, vif, sta, key);
1710                if (ret >= 0) {
1711                        key->hw_key_idx = ret;
1712                        /* push IV and Michael MIC generation to stack */
1713                        key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
1714                        if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
1715                                key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
1716                        if (sc->sc_ah->sw_mgmt_crypto_tx &&
1717                            key->cipher == WLAN_CIPHER_SUITE_CCMP)
1718                                key->flags |= IEEE80211_KEY_FLAG_SW_MGMT_TX;
1719                        ret = 0;
1720                }
1721                if (an && key->hw_key_idx) {
1722                        for (i = 0; i < ARRAY_SIZE(an->key_idx); i++) {
1723                                if (an->key_idx[i])
1724                                        continue;
1725                                an->key_idx[i] = key->hw_key_idx;
1726                                break;
1727                        }
1728                        WARN_ON(i == ARRAY_SIZE(an->key_idx));
1729                }
1730                break;
1731        case DISABLE_KEY:
1732                ath_key_delete(common, key);
1733                if (an) {
1734                        for (i = 0; i < ARRAY_SIZE(an->key_idx); i++) {
1735                                if (an->key_idx[i] != key->hw_key_idx)
1736                                        continue;
1737                                an->key_idx[i] = 0;
1738                                break;
1739                        }
1740                }
1741                key->hw_key_idx = 0;
1742                break;
1743        default:
1744                ret = -EINVAL;
1745        }
1746
1747        ath9k_ps_restore(sc);
1748        mutex_unlock(&sc->mutex);
1749
1750        return ret;
1751}
1752
1753static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
1754                                   struct ieee80211_vif *vif,
1755                                   struct ieee80211_bss_conf *bss_conf,
1756                                   u32 changed)
1757{
1758#define CHECK_ANI                               \
1759        (BSS_CHANGED_ASSOC |                    \
1760         BSS_CHANGED_IBSS |                     \
1761         BSS_CHANGED_BEACON_ENABLED)
1762
1763        struct ath_softc *sc = hw->priv;
1764        struct ath_hw *ah = sc->sc_ah;
1765        struct ath_common *common = ath9k_hw_common(ah);
1766        struct ath_vif *avp = (void *)vif->drv_priv;
1767        int slottime;
1768
1769        ath9k_ps_wakeup(sc);
1770        mutex_lock(&sc->mutex);
1771
1772        if (changed & BSS_CHANGED_ASSOC) {
1773                ath_dbg(common, CONFIG, "BSSID %pM Changed ASSOC %d\n",
1774                        bss_conf->bssid, bss_conf->assoc);
1775
1776                memcpy(avp->bssid, bss_conf->bssid, ETH_ALEN);
1777                avp->aid = bss_conf->aid;
1778                avp->assoc = bss_conf->assoc;
1779
1780                ath9k_calculate_summary_state(sc, avp->chanctx);
1781        }
1782
1783        if ((changed & BSS_CHANGED_IBSS) ||
1784              (changed & BSS_CHANGED_OCB)) {
1785                memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
1786                common->curaid = bss_conf->aid;
1787                ath9k_hw_write_associd(sc->sc_ah);
1788        }
1789
1790        if ((changed & BSS_CHANGED_BEACON_ENABLED) ||
1791            (changed & BSS_CHANGED_BEACON_INT) ||
1792            (changed & BSS_CHANGED_BEACON_INFO)) {
1793                ath9k_calculate_summary_state(sc, avp->chanctx);
1794        }
1795
1796        if ((avp->chanctx == sc->cur_chan) &&
1797            (changed & BSS_CHANGED_ERP_SLOT)) {
1798                if (bss_conf->use_short_slot)
1799                        slottime = 9;
1800                else
1801                        slottime = 20;
1802
1803                if (vif->type == NL80211_IFTYPE_AP) {
1804                        /*
1805                         * Defer update, so that connected stations can adjust
1806                         * their settings at the same time.
1807                         * See beacon.c for more details
1808                         */
1809                        sc->beacon.slottime = slottime;
1810                        sc->beacon.updateslot = UPDATE;
1811                } else {
1812                        ah->slottime = slottime;
1813                        ath9k_hw_init_global_settings(ah);
1814                }
1815        }
1816
1817        if (changed & BSS_CHANGED_P2P_PS)
1818                ath9k_p2p_bss_info_changed(sc, vif);
1819
1820        if (changed & CHECK_ANI)
1821                ath_check_ani(sc);
1822
1823        if (changed & BSS_CHANGED_TXPOWER) {
1824                ath_dbg(common, CONFIG, "vif %pM power %d dbm power_type %d\n",
1825                        vif->addr, bss_conf->txpower, bss_conf->txpower_type);
1826                ath9k_set_txpower(sc, vif);
1827        }
1828
1829        mutex_unlock(&sc->mutex);
1830        ath9k_ps_restore(sc);
1831
1832#undef CHECK_ANI
1833}
1834
1835static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
1836{
1837        struct ath_softc *sc = hw->priv;
1838        struct ath_vif *avp = (void *)vif->drv_priv;
1839        u64 tsf;
1840
1841        mutex_lock(&sc->mutex);
1842        ath9k_ps_wakeup(sc);
1843        /* Get current TSF either from HW or kernel time. */
1844        if (sc->cur_chan == avp->chanctx) {
1845                tsf = ath9k_hw_gettsf64(sc->sc_ah);
1846        } else {
1847                tsf = sc->cur_chan->tsf_val +
1848                      ath9k_hw_get_tsf_offset(&sc->cur_chan->tsf_ts, NULL);
1849        }
1850        tsf += le64_to_cpu(avp->tsf_adjust);
1851        ath9k_ps_restore(sc);
1852        mutex_unlock(&sc->mutex);
1853
1854        return tsf;
1855}
1856
1857static void ath9k_set_tsf(struct ieee80211_hw *hw,
1858                          struct ieee80211_vif *vif,
1859                          u64 tsf)
1860{
1861        struct ath_softc *sc = hw->priv;
1862        struct ath_vif *avp = (void *)vif->drv_priv;
1863
1864        mutex_lock(&sc->mutex);
1865        ath9k_ps_wakeup(sc);
1866        tsf -= le64_to_cpu(avp->tsf_adjust);
1867        ktime_get_raw_ts64(&avp->chanctx->tsf_ts);
1868        if (sc->cur_chan == avp->chanctx)
1869                ath9k_hw_settsf64(sc->sc_ah, tsf);
1870        avp->chanctx->tsf_val = tsf;
1871        ath9k_ps_restore(sc);
1872        mutex_unlock(&sc->mutex);
1873}
1874
1875static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
1876{
1877        struct ath_softc *sc = hw->priv;
1878        struct ath_vif *avp = (void *)vif->drv_priv;
1879
1880        mutex_lock(&sc->mutex);
1881
1882        ath9k_ps_wakeup(sc);
1883        ktime_get_raw_ts64(&avp->chanctx->tsf_ts);
1884        if (sc->cur_chan == avp->chanctx)
1885                ath9k_hw_reset_tsf(sc->sc_ah);
1886        avp->chanctx->tsf_val = 0;
1887        ath9k_ps_restore(sc);
1888
1889        mutex_unlock(&sc->mutex);
1890}
1891
1892static int ath9k_ampdu_action(struct ieee80211_hw *hw,
1893                              struct ieee80211_vif *vif,
1894                              struct ieee80211_ampdu_params *params)
1895{
1896        struct ath_softc *sc = hw->priv;
1897        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1898        bool flush = false;
1899        int ret = 0;
1900        struct ieee80211_sta *sta = params->sta;
1901        struct ath_node *an = (struct ath_node *)sta->drv_priv;
1902        enum ieee80211_ampdu_mlme_action action = params->action;
1903        u16 tid = params->tid;
1904        u16 *ssn = &params->ssn;
1905        struct ath_atx_tid *atid;
1906
1907        mutex_lock(&sc->mutex);
1908
1909        switch (action) {
1910        case IEEE80211_AMPDU_RX_START:
1911                break;
1912        case IEEE80211_AMPDU_RX_STOP:
1913                break;
1914        case IEEE80211_AMPDU_TX_START:
1915                if (ath9k_is_chanctx_enabled()) {
1916                        if (test_bit(ATH_OP_SCANNING, &common->op_flags)) {
1917                                ret = -EBUSY;
1918                                break;
1919                        }
1920                }
1921                ath9k_ps_wakeup(sc);
1922                ret = ath_tx_aggr_start(sc, sta, tid, ssn);
1923                if (!ret)
1924                        ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
1925                ath9k_ps_restore(sc);
1926                break;
1927        case IEEE80211_AMPDU_TX_STOP_FLUSH:
1928        case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
1929                flush = true;
1930                /* fall through */
1931        case IEEE80211_AMPDU_TX_STOP_CONT:
1932                ath9k_ps_wakeup(sc);
1933                ath_tx_aggr_stop(sc, sta, tid);
1934                if (!flush)
1935                        ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
1936                ath9k_ps_restore(sc);
1937                break;
1938        case IEEE80211_AMPDU_TX_OPERATIONAL:
1939                atid = ath_node_to_tid(an, tid);
1940                atid->baw_size = IEEE80211_MIN_AMPDU_BUF <<
1941                                sta->ht_cap.ampdu_factor;
1942                break;
1943        default:
1944                ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
1945        }
1946
1947        mutex_unlock(&sc->mutex);
1948
1949        return ret;
1950}
1951
1952static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
1953                             struct survey_info *survey)
1954{
1955        struct ath_softc *sc = hw->priv;
1956        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
1957        struct ieee80211_supported_band *sband;
1958        struct ieee80211_channel *chan;
1959        unsigned long flags;
1960        int pos;
1961
1962        if (IS_ENABLED(CONFIG_ATH9K_TX99))
1963                return -EOPNOTSUPP;
1964
1965        spin_lock_irqsave(&common->cc_lock, flags);
1966        if (idx == 0)
1967                ath_update_survey_stats(sc);
1968
1969        sband = hw->wiphy->bands[NL80211_BAND_2GHZ];
1970        if (sband && idx >= sband->n_channels) {
1971                idx -= sband->n_channels;
1972                sband = NULL;
1973        }
1974
1975        if (!sband)
1976                sband = hw->wiphy->bands[NL80211_BAND_5GHZ];
1977
1978        if (!sband || idx >= sband->n_channels) {
1979                spin_unlock_irqrestore(&common->cc_lock, flags);
1980                return -ENOENT;
1981        }
1982
1983        chan = &sband->channels[idx];
1984        pos = chan->hw_value;
1985        memcpy(survey, &sc->survey[pos], sizeof(*survey));
1986        survey->channel = chan;
1987        spin_unlock_irqrestore(&common->cc_lock, flags);
1988
1989        return 0;
1990}
1991
1992static void ath9k_enable_dynack(struct ath_softc *sc)
1993{
1994#ifdef CONFIG_ATH9K_DYNACK
1995        u32 rfilt;
1996        struct ath_hw *ah = sc->sc_ah;
1997
1998        ath_dynack_reset(ah);
1999
2000        ah->dynack.enabled = true;
2001        rfilt = ath_calcrxfilter(sc);
2002        ath9k_hw_setrxfilter(ah, rfilt);
2003#endif
2004}
2005
2006static void ath9k_set_coverage_class(struct ieee80211_hw *hw,
2007                                     s16 coverage_class)
2008{
2009        struct ath_softc *sc = hw->priv;
2010        struct ath_hw *ah = sc->sc_ah;
2011
2012        if (IS_ENABLED(CONFIG_ATH9K_TX99))
2013                return;
2014
2015        mutex_lock(&sc->mutex);
2016
2017        if (coverage_class >= 0) {
2018                ah->coverage_class = coverage_class;
2019                if (ah->dynack.enabled) {
2020                        u32 rfilt;
2021
2022                        ah->dynack.enabled = false;
2023                        rfilt = ath_calcrxfilter(sc);
2024                        ath9k_hw_setrxfilter(ah, rfilt);
2025                }
2026                ath9k_ps_wakeup(sc);
2027                ath9k_hw_init_global_settings(ah);
2028                ath9k_ps_restore(sc);
2029        } else if (!ah->dynack.enabled) {
2030                ath9k_enable_dynack(sc);
2031        }
2032
2033        mutex_unlock(&sc->mutex);
2034}
2035
2036static bool ath9k_has_tx_pending(struct ath_softc *sc,
2037                                 bool sw_pending)
2038{
2039        int i, npend = 0;
2040
2041        for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
2042                if (!ATH_TXQ_SETUP(sc, i))
2043                        continue;
2044
2045                npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i],
2046                                                 sw_pending);
2047                if (npend)
2048                        break;
2049        }
2050
2051        return !!npend;
2052}
2053
2054static void ath9k_flush(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
2055                        u32 queues, bool drop)
2056{
2057        struct ath_softc *sc = hw->priv;
2058        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2059
2060        if (ath9k_is_chanctx_enabled()) {
2061                if (!test_bit(ATH_OP_MULTI_CHANNEL, &common->op_flags))
2062                        goto flush;
2063
2064                /*
2065                 * If MCC is active, extend the flush timeout
2066                 * and wait for the HW/SW queues to become
2067                 * empty. This needs to be done outside the
2068                 * sc->mutex lock to allow the channel scheduler
2069                 * to switch channel contexts.
2070                 *
2071                 * The vif queues have been stopped in mac80211,
2072                 * so there won't be any incoming frames.
2073                 */
2074                __ath9k_flush(hw, queues, drop, true, true);
2075                return;
2076        }
2077flush:
2078        mutex_lock(&sc->mutex);
2079        __ath9k_flush(hw, queues, drop, true, false);
2080        mutex_unlock(&sc->mutex);
2081}
2082
2083void __ath9k_flush(struct ieee80211_hw *hw, u32 queues, bool drop,
2084                   bool sw_pending, bool timeout_override)
2085{
2086        struct ath_softc *sc = hw->priv;
2087        struct ath_hw *ah = sc->sc_ah;
2088        struct ath_common *common = ath9k_hw_common(ah);
2089        int timeout;
2090        bool drain_txq;
2091
2092        cancel_delayed_work_sync(&sc->hw_check_work);
2093
2094        if (ah->ah_flags & AH_UNPLUGGED) {
2095                ath_dbg(common, ANY, "Device has been unplugged!\n");
2096                return;
2097        }
2098
2099        if (test_bit(ATH_OP_INVALID, &common->op_flags)) {
2100                ath_dbg(common, ANY, "Device not present\n");
2101                return;
2102        }
2103
2104        spin_lock_bh(&sc->chan_lock);
2105        if (timeout_override)
2106                timeout = HZ / 5;
2107        else
2108                timeout = sc->cur_chan->flush_timeout;
2109        spin_unlock_bh(&sc->chan_lock);
2110
2111        ath_dbg(common, CHAN_CTX,
2112                "Flush timeout: %d\n", jiffies_to_msecs(timeout));
2113
2114        if (wait_event_timeout(sc->tx_wait, !ath9k_has_tx_pending(sc, sw_pending),
2115                               timeout) > 0)
2116                drop = false;
2117
2118        if (drop) {
2119                ath9k_ps_wakeup(sc);
2120                spin_lock_bh(&sc->sc_pcu_lock);
2121                drain_txq = ath_drain_all_txq(sc);
2122                spin_unlock_bh(&sc->sc_pcu_lock);
2123
2124                if (!drain_txq)
2125                        ath_reset(sc, NULL);
2126
2127                ath9k_ps_restore(sc);
2128        }
2129
2130        ieee80211_queue_delayed_work(hw, &sc->hw_check_work,
2131                                     ATH_HW_CHECK_POLL_INT);
2132}
2133
2134static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
2135{
2136        struct ath_softc *sc = hw->priv;
2137
2138        return ath9k_has_tx_pending(sc, true);
2139}
2140
2141static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
2142{
2143        struct ath_softc *sc = hw->priv;
2144        struct ath_hw *ah = sc->sc_ah;
2145        struct ieee80211_vif *vif;
2146        struct ath_vif *avp;
2147        struct ath_buf *bf;
2148        struct ath_tx_status ts;
2149        bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA);
2150        int status;
2151
2152        vif = sc->beacon.bslot[0];
2153        if (!vif)
2154                return 0;
2155
2156        if (!vif->bss_conf.enable_beacon)
2157                return 0;
2158
2159        avp = (void *)vif->drv_priv;
2160
2161        if (!sc->beacon.tx_processed && !edma) {
2162                tasklet_disable(&sc->bcon_tasklet);
2163
2164                bf = avp->av_bcbuf;
2165                if (!bf || !bf->bf_mpdu)
2166                        goto skip;
2167
2168                status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
2169                if (status == -EINPROGRESS)
2170                        goto skip;
2171
2172                sc->beacon.tx_processed = true;
2173                sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
2174
2175skip:
2176                tasklet_enable(&sc->bcon_tasklet);
2177        }
2178
2179        return sc->beacon.tx_last;
2180}
2181
2182static int ath9k_get_stats(struct ieee80211_hw *hw,
2183                           struct ieee80211_low_level_stats *stats)
2184{
2185        struct ath_softc *sc = hw->priv;
2186        struct ath_hw *ah = sc->sc_ah;
2187        struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
2188
2189        stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
2190        stats->dot11RTSFailureCount = mib_stats->rts_bad;
2191        stats->dot11FCSErrorCount = mib_stats->fcs_bad;
2192        stats->dot11RTSSuccessCount = mib_stats->rts_good;
2193        return 0;
2194}
2195
2196static u32 fill_chainmask(u32 cap, u32 new)
2197{
2198        u32 filled = 0;
2199        int i;
2200
2201        for (i = 0; cap && new; i++, cap >>= 1) {
2202                if (!(cap & BIT(0)))
2203                        continue;
2204
2205                if (new & BIT(0))
2206                        filled |= BIT(i);
2207
2208                new >>= 1;
2209        }
2210
2211        return filled;
2212}
2213
2214static bool validate_antenna_mask(struct ath_hw *ah, u32 val)
2215{
2216        if (AR_SREV_9300_20_OR_LATER(ah))
2217                return true;
2218
2219        switch (val & 0x7) {
2220        case 0x1:
2221        case 0x3:
2222        case 0x7:
2223                return true;
2224        case 0x2:
2225                return (ah->caps.rx_chainmask == 1);
2226        default:
2227                return false;
2228        }
2229}
2230
2231static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
2232{
2233        struct ath_softc *sc = hw->priv;
2234        struct ath_hw *ah = sc->sc_ah;
2235
2236        if (ah->caps.rx_chainmask != 1)
2237                rx_ant |= tx_ant;
2238
2239        if (!validate_antenna_mask(ah, rx_ant) || !tx_ant)
2240                return -EINVAL;
2241
2242        sc->ant_rx = rx_ant;
2243        sc->ant_tx = tx_ant;
2244
2245        if (ah->caps.rx_chainmask == 1)
2246                return 0;
2247
2248        /* AR9100 runs into calibration issues if not all rx chains are enabled */
2249        if (AR_SREV_9100(ah))
2250                ah->rxchainmask = 0x7;
2251        else
2252                ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
2253
2254        ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
2255        ath9k_cmn_reload_chainmask(ah);
2256
2257        return 0;
2258}
2259
2260static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
2261{
2262        struct ath_softc *sc = hw->priv;
2263
2264        *tx_ant = sc->ant_tx;
2265        *rx_ant = sc->ant_rx;
2266        return 0;
2267}
2268
2269static void ath9k_sw_scan_start(struct ieee80211_hw *hw,
2270                                struct ieee80211_vif *vif,
2271                                const u8 *mac_addr)
2272{
2273        struct ath_softc *sc = hw->priv;
2274        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2275        set_bit(ATH_OP_SCANNING, &common->op_flags);
2276}
2277
2278static void ath9k_sw_scan_complete(struct ieee80211_hw *hw,
2279                                   struct ieee80211_vif *vif)
2280{
2281        struct ath_softc *sc = hw->priv;
2282        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2283        clear_bit(ATH_OP_SCANNING, &common->op_flags);
2284}
2285
2286#ifdef CONFIG_ATH9K_CHANNEL_CONTEXT
2287
2288static void ath9k_cancel_pending_offchannel(struct ath_softc *sc)
2289{
2290        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2291
2292        if (sc->offchannel.roc_vif) {
2293                ath_dbg(common, CHAN_CTX,
2294                        "%s: Aborting RoC\n", __func__);
2295
2296                del_timer_sync(&sc->offchannel.timer);
2297                if (sc->offchannel.state >= ATH_OFFCHANNEL_ROC_START)
2298                        ath_roc_complete(sc, ATH_ROC_COMPLETE_ABORT);
2299        }
2300
2301        if (test_bit(ATH_OP_SCANNING, &common->op_flags)) {
2302                ath_dbg(common, CHAN_CTX,
2303                        "%s: Aborting HW scan\n", __func__);
2304
2305                del_timer_sync(&sc->offchannel.timer);
2306                ath_scan_complete(sc, true);
2307        }
2308}
2309
2310static int ath9k_hw_scan(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
2311                         struct ieee80211_scan_request *hw_req)
2312{
2313        struct cfg80211_scan_request *req = &hw_req->req;
2314        struct ath_softc *sc = hw->priv;
2315        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2316        int ret = 0;
2317
2318        mutex_lock(&sc->mutex);
2319
2320        if (WARN_ON(sc->offchannel.scan_req)) {
2321                ret = -EBUSY;
2322                goto out;
2323        }
2324
2325        ath9k_ps_wakeup(sc);
2326        set_bit(ATH_OP_SCANNING, &common->op_flags);
2327        sc->offchannel.scan_vif = vif;
2328        sc->offchannel.scan_req = req;
2329        sc->offchannel.scan_idx = 0;
2330
2331        ath_dbg(common, CHAN_CTX, "HW scan request received on vif: %pM\n",
2332                vif->addr);
2333
2334        if (sc->offchannel.state == ATH_OFFCHANNEL_IDLE) {
2335                ath_dbg(common, CHAN_CTX, "Starting HW scan\n");
2336                ath_offchannel_next(sc);
2337        }
2338
2339out:
2340        mutex_unlock(&sc->mutex);
2341
2342        return ret;
2343}
2344
2345static void ath9k_cancel_hw_scan(struct ieee80211_hw *hw,
2346                                 struct ieee80211_vif *vif)
2347{
2348        struct ath_softc *sc = hw->priv;
2349        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2350
2351        ath_dbg(common, CHAN_CTX, "Cancel HW scan on vif: %pM\n", vif->addr);
2352
2353        mutex_lock(&sc->mutex);
2354        del_timer_sync(&sc->offchannel.timer);
2355        ath_scan_complete(sc, true);
2356        mutex_unlock(&sc->mutex);
2357}
2358
2359static int ath9k_remain_on_channel(struct ieee80211_hw *hw,
2360                                   struct ieee80211_vif *vif,
2361                                   struct ieee80211_channel *chan, int duration,
2362                                   enum ieee80211_roc_type type)
2363{
2364        struct ath_softc *sc = hw->priv;
2365        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2366        int ret = 0;
2367
2368        mutex_lock(&sc->mutex);
2369
2370        if (WARN_ON(sc->offchannel.roc_vif)) {
2371                ret = -EBUSY;
2372                goto out;
2373        }
2374
2375        ath9k_ps_wakeup(sc);
2376        sc->offchannel.roc_vif = vif;
2377        sc->offchannel.roc_chan = chan;
2378        sc->offchannel.roc_duration = duration;
2379
2380        ath_dbg(common, CHAN_CTX,
2381                "RoC request on vif: %pM, type: %d duration: %d\n",
2382                vif->addr, type, duration);
2383
2384        if (sc->offchannel.state == ATH_OFFCHANNEL_IDLE) {
2385                ath_dbg(common, CHAN_CTX, "Starting RoC period\n");
2386                ath_offchannel_next(sc);
2387        }
2388
2389out:
2390        mutex_unlock(&sc->mutex);
2391
2392        return ret;
2393}
2394
2395static int ath9k_cancel_remain_on_channel(struct ieee80211_hw *hw)
2396{
2397        struct ath_softc *sc = hw->priv;
2398        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2399
2400        mutex_lock(&sc->mutex);
2401
2402        ath_dbg(common, CHAN_CTX, "Cancel RoC\n");
2403        del_timer_sync(&sc->offchannel.timer);
2404
2405        if (sc->offchannel.roc_vif) {
2406                if (sc->offchannel.state >= ATH_OFFCHANNEL_ROC_START)
2407                        ath_roc_complete(sc, ATH_ROC_COMPLETE_CANCEL);
2408        }
2409
2410        mutex_unlock(&sc->mutex);
2411
2412        return 0;
2413}
2414
2415static int ath9k_add_chanctx(struct ieee80211_hw *hw,
2416                             struct ieee80211_chanctx_conf *conf)
2417{
2418        struct ath_softc *sc = hw->priv;
2419        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2420        struct ath_chanctx *ctx, **ptr;
2421        int pos;
2422
2423        mutex_lock(&sc->mutex);
2424
2425        ath_for_each_chanctx(sc, ctx) {
2426                if (ctx->assigned)
2427                        continue;
2428
2429                ptr = (void *) conf->drv_priv;
2430                *ptr = ctx;
2431                ctx->assigned = true;
2432                pos = ctx - &sc->chanctx[0];
2433                ctx->hw_queue_base = pos * IEEE80211_NUM_ACS;
2434
2435                ath_dbg(common, CHAN_CTX,
2436                        "Add channel context: %d MHz\n",
2437                        conf->def.chan->center_freq);
2438
2439                ath_chanctx_set_channel(sc, ctx, &conf->def);
2440
2441                mutex_unlock(&sc->mutex);
2442                return 0;
2443        }
2444
2445        mutex_unlock(&sc->mutex);
2446        return -ENOSPC;
2447}
2448
2449
2450static void ath9k_remove_chanctx(struct ieee80211_hw *hw,
2451                                 struct ieee80211_chanctx_conf *conf)
2452{
2453        struct ath_softc *sc = hw->priv;
2454        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2455        struct ath_chanctx *ctx = ath_chanctx_get(conf);
2456
2457        mutex_lock(&sc->mutex);
2458
2459        ath_dbg(common, CHAN_CTX,
2460                "Remove channel context: %d MHz\n",
2461                conf->def.chan->center_freq);
2462
2463        ctx->assigned = false;
2464        ctx->hw_queue_base = 0;
2465        ath_chanctx_event(sc, NULL, ATH_CHANCTX_EVENT_UNASSIGN);
2466
2467        mutex_unlock(&sc->mutex);
2468}
2469
2470static void ath9k_change_chanctx(struct ieee80211_hw *hw,
2471                                 struct ieee80211_chanctx_conf *conf,
2472                                 u32 changed)
2473{
2474        struct ath_softc *sc = hw->priv;
2475        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2476        struct ath_chanctx *ctx = ath_chanctx_get(conf);
2477
2478        mutex_lock(&sc->mutex);
2479        ath_dbg(common, CHAN_CTX,
2480                "Change channel context: %d MHz\n",
2481                conf->def.chan->center_freq);
2482        ath_chanctx_set_channel(sc, ctx, &conf->def);
2483        mutex_unlock(&sc->mutex);
2484}
2485
2486static int ath9k_assign_vif_chanctx(struct ieee80211_hw *hw,
2487                                    struct ieee80211_vif *vif,
2488                                    struct ieee80211_chanctx_conf *conf)
2489{
2490        struct ath_softc *sc = hw->priv;
2491        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2492        struct ath_vif *avp = (void *)vif->drv_priv;
2493        struct ath_chanctx *ctx = ath_chanctx_get(conf);
2494        int i;
2495
2496        ath9k_cancel_pending_offchannel(sc);
2497
2498        mutex_lock(&sc->mutex);
2499
2500        ath_dbg(common, CHAN_CTX,
2501                "Assign VIF (addr: %pM, type: %d, p2p: %d) to channel context: %d MHz\n",
2502                vif->addr, vif->type, vif->p2p,
2503                conf->def.chan->center_freq);
2504
2505        avp->chanctx = ctx;
2506        ctx->nvifs_assigned++;
2507        list_add_tail(&avp->list, &ctx->vifs);
2508        ath9k_calculate_summary_state(sc, ctx);
2509        for (i = 0; i < IEEE80211_NUM_ACS; i++)
2510                vif->hw_queue[i] = ctx->hw_queue_base + i;
2511
2512        mutex_unlock(&sc->mutex);
2513
2514        return 0;
2515}
2516
2517static void ath9k_unassign_vif_chanctx(struct ieee80211_hw *hw,
2518                                       struct ieee80211_vif *vif,
2519                                       struct ieee80211_chanctx_conf *conf)
2520{
2521        struct ath_softc *sc = hw->priv;
2522        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2523        struct ath_vif *avp = (void *)vif->drv_priv;
2524        struct ath_chanctx *ctx = ath_chanctx_get(conf);
2525        int ac;
2526
2527        ath9k_cancel_pending_offchannel(sc);
2528
2529        mutex_lock(&sc->mutex);
2530
2531        ath_dbg(common, CHAN_CTX,
2532                "Remove VIF (addr: %pM, type: %d, p2p: %d) from channel context: %d MHz\n",
2533                vif->addr, vif->type, vif->p2p,
2534                conf->def.chan->center_freq);
2535
2536        avp->chanctx = NULL;
2537        ctx->nvifs_assigned--;
2538        list_del(&avp->list);
2539        ath9k_calculate_summary_state(sc, ctx);
2540        for (ac = 0; ac < IEEE80211_NUM_ACS; ac++)
2541                vif->hw_queue[ac] = IEEE80211_INVAL_HW_QUEUE;
2542
2543        mutex_unlock(&sc->mutex);
2544}
2545
2546static void ath9k_mgd_prepare_tx(struct ieee80211_hw *hw,
2547                                 struct ieee80211_vif *vif,
2548                                 u16 duration)
2549{
2550        struct ath_softc *sc = hw->priv;
2551        struct ath_common *common = ath9k_hw_common(sc->sc_ah);
2552        struct ath_vif *avp = (struct ath_vif *) vif->drv_priv;
2553        struct ath_beacon_config *cur_conf;
2554        struct ath_chanctx *go_ctx;
2555        unsigned long timeout;
2556        bool changed = false;
2557        u32 beacon_int;
2558
2559        if (!test_bit(ATH_OP_MULTI_CHANNEL, &common->op_flags))
2560                return;
2561
2562        if (!avp->chanctx)
2563                return;
2564
2565        mutex_lock(&sc->mutex);
2566
2567        spin_lock_bh(&sc->chan_lock);
2568        if (sc->next_chan || (sc->cur_chan != avp->chanctx))
2569                changed = true;
2570        spin_unlock_bh(&sc->chan_lock);
2571
2572        if (!changed)
2573                goto out;
2574
2575        ath9k_cancel_pending_offchannel(sc);
2576
2577        go_ctx = ath_is_go_chanctx_present(sc);
2578
2579        if (go_ctx) {
2580                /*
2581                 * Wait till the GO interface gets a chance
2582                 * to send out an NoA.
2583                 */
2584                spin_lock_bh(&sc->chan_lock);
2585                sc->sched.mgd_prepare_tx = true;
2586                cur_conf = &go_ctx->beacon;
2587                beacon_int = TU_TO_USEC(cur_conf->beacon_interval);
2588                spin_unlock_bh(&sc->chan_lock);
2589
2590                timeout = usecs_to_jiffies(beacon_int * 2);
2591                init_completion(&sc->go_beacon);
2592
2593                mutex_unlock(&sc->mutex);
2594
2595                if (wait_for_completion_timeout(&sc->go_beacon,
2596                                                timeout) == 0) {
2597                        ath_dbg(common, CHAN_CTX,
2598                                "Failed to send new NoA\n");
2599
2600                        spin_lock_bh(&sc->chan_lock);
2601                        sc->sched.mgd_prepare_tx = false;
2602                        spin_unlock_bh(&sc->chan_lock);
2603                }
2604
2605                mutex_lock(&sc->mutex);
2606        }
2607
2608        ath_dbg(common, CHAN_CTX,
2609                "%s: Set chanctx state to FORCE_ACTIVE for vif: %pM\n",
2610                __func__, vif->addr);
2611
2612        spin_lock_bh(&sc->chan_lock);
2613        sc->next_chan = avp->chanctx;
2614        sc->sched.state = ATH_CHANCTX_STATE_FORCE_ACTIVE;
2615        spin_unlock_bh(&sc->chan_lock);
2616
2617        ath_chanctx_set_next(sc, true);
2618out:
2619        mutex_unlock(&sc->mutex);
2620}
2621
2622void ath9k_fill_chanctx_ops(void)
2623{
2624        if (!ath9k_is_chanctx_enabled())
2625                return;
2626
2627        ath9k_ops.hw_scan                  = ath9k_hw_scan;
2628        ath9k_ops.cancel_hw_scan           = ath9k_cancel_hw_scan;
2629        ath9k_ops.remain_on_channel        = ath9k_remain_on_channel;
2630        ath9k_ops.cancel_remain_on_channel = ath9k_cancel_remain_on_channel;
2631        ath9k_ops.add_chanctx              = ath9k_add_chanctx;
2632        ath9k_ops.remove_chanctx           = ath9k_remove_chanctx;
2633        ath9k_ops.change_chanctx           = ath9k_change_chanctx;
2634        ath9k_ops.assign_vif_chanctx       = ath9k_assign_vif_chanctx;
2635        ath9k_ops.unassign_vif_chanctx     = ath9k_unassign_vif_chanctx;
2636        ath9k_ops.mgd_prepare_tx           = ath9k_mgd_prepare_tx;
2637}
2638
2639#endif
2640
2641static int ath9k_get_txpower(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
2642                             int *dbm)
2643{
2644        struct ath_softc *sc = hw->priv;
2645        struct ath_vif *avp = (void *)vif->drv_priv;
2646
2647        mutex_lock(&sc->mutex);
2648        if (avp->chanctx)
2649                *dbm = avp->chanctx->cur_txpower;
2650        else
2651                *dbm = sc->cur_chan->cur_txpower;
2652        mutex_unlock(&sc->mutex);
2653
2654        *dbm /= 2;
2655
2656        return 0;
2657}
2658
2659struct ieee80211_ops ath9k_ops = {
2660        .tx                 = ath9k_tx,
2661        .start              = ath9k_start,
2662        .stop               = ath9k_stop,
2663        .add_interface      = ath9k_add_interface,
2664        .change_interface   = ath9k_change_interface,
2665        .remove_interface   = ath9k_remove_interface,
2666        .config             = ath9k_config,
2667        .configure_filter   = ath9k_configure_filter,
2668        .sta_state          = ath9k_sta_state,
2669        .sta_notify         = ath9k_sta_notify,
2670        .conf_tx            = ath9k_conf_tx,
2671        .bss_info_changed   = ath9k_bss_info_changed,
2672        .set_key            = ath9k_set_key,
2673        .get_tsf            = ath9k_get_tsf,
2674        .set_tsf            = ath9k_set_tsf,
2675        .reset_tsf          = ath9k_reset_tsf,
2676        .ampdu_action       = ath9k_ampdu_action,
2677        .get_survey         = ath9k_get_survey,
2678        .rfkill_poll        = ath9k_rfkill_poll_state,
2679        .set_coverage_class = ath9k_set_coverage_class,
2680        .flush              = ath9k_flush,
2681        .tx_frames_pending  = ath9k_tx_frames_pending,
2682        .tx_last_beacon     = ath9k_tx_last_beacon,
2683        .release_buffered_frames = ath9k_release_buffered_frames,
2684        .get_stats          = ath9k_get_stats,
2685        .set_antenna        = ath9k_set_antenna,
2686        .get_antenna        = ath9k_get_antenna,
2687
2688#ifdef CONFIG_ATH9K_WOW
2689        .suspend            = ath9k_suspend,
2690        .resume             = ath9k_resume,
2691        .set_wakeup         = ath9k_set_wakeup,
2692#endif
2693
2694#ifdef CONFIG_ATH9K_DEBUGFS
2695        .get_et_sset_count  = ath9k_get_et_sset_count,
2696        .get_et_stats       = ath9k_get_et_stats,
2697        .get_et_strings     = ath9k_get_et_strings,
2698#endif
2699
2700#if defined(CONFIG_MAC80211_DEBUGFS) && defined(CONFIG_ATH9K_STATION_STATISTICS)
2701        .sta_add_debugfs    = ath9k_sta_add_debugfs,
2702#endif
2703        .sw_scan_start      = ath9k_sw_scan_start,
2704        .sw_scan_complete   = ath9k_sw_scan_complete,
2705        .get_txpower        = ath9k_get_txpower,
2706        .wake_tx_queue      = ath9k_wake_tx_queue,
2707};
2708