linux/arch/arm/mach-w90x900/irq.c
<<
>>
Prefs
   1// SPDX-License-Identifier: GPL-2.0-only
   2/*
   3 * linux/arch/arm/mach-w90x900/irq.c
   4 *
   5 * based on linux/arch/arm/plat-s3c24xx/irq.c by Ben Dooks
   6 *
   7 * Copyright (c) 2008 Nuvoton technology corporation
   8 * All rights reserved.
   9 *
  10 * Wan ZongShun <mcuos.com@gmail.com>
  11 */
  12
  13#include <linux/init.h>
  14#include <linux/module.h>
  15#include <linux/interrupt.h>
  16#include <linux/ioport.h>
  17#include <linux/ptrace.h>
  18#include <linux/device.h>
  19#include <linux/io.h>
  20
  21#include <asm/irq.h>
  22#include <asm/mach/irq.h>
  23
  24#include <mach/hardware.h>
  25#include <mach/regs-irq.h>
  26
  27#include "nuc9xx.h"
  28
  29struct group_irq {
  30        unsigned long           gpen;
  31        unsigned int            enabled;
  32        void                    (*enable)(struct group_irq *, int enable);
  33};
  34
  35static DEFINE_SPINLOCK(groupirq_lock);
  36
  37#define DEFINE_GROUP(_name, _ctrlbit, _num)                             \
  38struct group_irq group_##_name = {                                      \
  39                .enable         = nuc900_group_enable,                  \
  40                .gpen           = ((1 << _num) - 1) << _ctrlbit,        \
  41        }
  42
  43static void nuc900_group_enable(struct group_irq *gpirq, int enable);
  44
  45static DEFINE_GROUP(nirq0, 0, 4);
  46static DEFINE_GROUP(nirq1, 4, 4);
  47static DEFINE_GROUP(usbh, 8, 2);
  48static DEFINE_GROUP(ottimer, 16, 3);
  49static DEFINE_GROUP(gdma, 20, 2);
  50static DEFINE_GROUP(sc, 24, 2);
  51static DEFINE_GROUP(i2c, 26, 2);
  52static DEFINE_GROUP(ps2, 28, 2);
  53
  54static int group_irq_enable(struct group_irq *group_irq)
  55{
  56        unsigned long flags;
  57
  58        spin_lock_irqsave(&groupirq_lock, flags);
  59        if (group_irq->enabled++ == 0)
  60                (group_irq->enable)(group_irq, 1);
  61        spin_unlock_irqrestore(&groupirq_lock, flags);
  62
  63        return 0;
  64}
  65
  66static void group_irq_disable(struct group_irq *group_irq)
  67{
  68        unsigned long flags;
  69
  70        WARN_ON(group_irq->enabled == 0);
  71
  72        spin_lock_irqsave(&groupirq_lock, flags);
  73        if (--group_irq->enabled == 0)
  74                (group_irq->enable)(group_irq, 0);
  75        spin_unlock_irqrestore(&groupirq_lock, flags);
  76}
  77
  78static void nuc900_group_enable(struct group_irq *gpirq, int enable)
  79{
  80        unsigned int groupen = gpirq->gpen;
  81        unsigned long regval;
  82
  83        regval = __raw_readl(REG_AIC_GEN);
  84
  85        if (enable)
  86                regval |= groupen;
  87        else
  88                regval &= ~groupen;
  89
  90        __raw_writel(regval, REG_AIC_GEN);
  91}
  92
  93static void nuc900_irq_mask(struct irq_data *d)
  94{
  95        struct group_irq *group_irq;
  96
  97        group_irq = NULL;
  98
  99        __raw_writel(1 << d->irq, REG_AIC_MDCR);
 100
 101        switch (d->irq) {
 102        case IRQ_GROUP0:
 103                group_irq = &group_nirq0;
 104                break;
 105
 106        case IRQ_GROUP1:
 107                group_irq = &group_nirq1;
 108                break;
 109
 110        case IRQ_USBH:
 111                group_irq = &group_usbh;
 112                break;
 113
 114        case IRQ_T_INT_GROUP:
 115                group_irq = &group_ottimer;
 116                break;
 117
 118        case IRQ_GDMAGROUP:
 119                group_irq = &group_gdma;
 120                break;
 121
 122        case IRQ_SCGROUP:
 123                group_irq = &group_sc;
 124                break;
 125
 126        case IRQ_I2CGROUP:
 127                group_irq = &group_i2c;
 128                break;
 129
 130        case IRQ_P2SGROUP:
 131                group_irq = &group_ps2;
 132                break;
 133        }
 134
 135        if (group_irq)
 136                group_irq_disable(group_irq);
 137}
 138
 139/*
 140 * By the w90p910 spec,any irq,only write 1
 141 * to REG_AIC_EOSCR for ACK
 142 */
 143
 144static void nuc900_irq_ack(struct irq_data *d)
 145{
 146        __raw_writel(0x01, REG_AIC_EOSCR);
 147}
 148
 149static void nuc900_irq_unmask(struct irq_data *d)
 150{
 151        struct group_irq *group_irq;
 152
 153        group_irq = NULL;
 154
 155        __raw_writel(1 << d->irq, REG_AIC_MECR);
 156
 157        switch (d->irq) {
 158        case IRQ_GROUP0:
 159                group_irq = &group_nirq0;
 160                break;
 161
 162        case IRQ_GROUP1:
 163                group_irq = &group_nirq1;
 164                break;
 165
 166        case IRQ_USBH:
 167                group_irq = &group_usbh;
 168                break;
 169
 170        case IRQ_T_INT_GROUP:
 171                group_irq = &group_ottimer;
 172                break;
 173
 174        case IRQ_GDMAGROUP:
 175                group_irq = &group_gdma;
 176                break;
 177
 178        case IRQ_SCGROUP:
 179                group_irq = &group_sc;
 180                break;
 181
 182        case IRQ_I2CGROUP:
 183                group_irq = &group_i2c;
 184                break;
 185
 186        case IRQ_P2SGROUP:
 187                group_irq = &group_ps2;
 188                break;
 189        }
 190
 191        if (group_irq)
 192                group_irq_enable(group_irq);
 193}
 194
 195static struct irq_chip nuc900_irq_chip = {
 196        .irq_ack        = nuc900_irq_ack,
 197        .irq_mask       = nuc900_irq_mask,
 198        .irq_unmask     = nuc900_irq_unmask,
 199};
 200
 201void __init nuc900_init_irq(void)
 202{
 203        int irqno;
 204
 205        __raw_writel(0xFFFFFFFE, REG_AIC_MDCR);
 206
 207        for (irqno = IRQ_WDT; irqno <= IRQ_ADC; irqno++) {
 208                irq_set_chip_and_handler(irqno, &nuc900_irq_chip,
 209                                         handle_level_irq);
 210                irq_clear_status_flags(irqno, IRQ_NOREQUEST);
 211        }
 212}
 213