1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33#ifndef _GVT_H_
34#define _GVT_H_
35
36#include "debug.h"
37#include "hypercall.h"
38#include "mmio.h"
39#include "reg.h"
40#include "interrupt.h"
41#include "gtt.h"
42#include "display.h"
43#include "edid.h"
44#include "execlist.h"
45#include "scheduler.h"
46#include "sched_policy.h"
47#include "mmio_context.h"
48#include "cmd_parser.h"
49#include "fb_decoder.h"
50#include "dmabuf.h"
51#include "page_track.h"
52
53#define GVT_MAX_VGPU 8
54
55struct intel_gvt_host {
56 struct device *dev;
57 bool initialized;
58 int hypervisor_type;
59 struct intel_gvt_mpt *mpt;
60};
61
62extern struct intel_gvt_host intel_gvt_host;
63
64
65struct intel_gvt_device_info {
66 u32 max_support_vgpus;
67 u32 cfg_space_size;
68 u32 mmio_size;
69 u32 mmio_bar;
70 unsigned long msi_cap_offset;
71 u32 gtt_start_offset;
72 u32 gtt_entry_size;
73 u32 gtt_entry_size_shift;
74 int gmadr_bytes_in_cmd;
75 u32 max_surface_size;
76};
77
78
79struct intel_vgpu_gm {
80 u64 aperture_sz;
81 u64 hidden_sz;
82 struct drm_mm_node low_gm_node;
83 struct drm_mm_node high_gm_node;
84};
85
86#define INTEL_GVT_MAX_NUM_FENCES 32
87
88
89struct intel_vgpu_fence {
90 struct i915_fence_reg *regs[INTEL_GVT_MAX_NUM_FENCES];
91 u32 base;
92 u32 size;
93};
94
95struct intel_vgpu_mmio {
96 void *vreg;
97};
98
99#define INTEL_GVT_MAX_BAR_NUM 4
100
101struct intel_vgpu_pci_bar {
102 u64 size;
103 bool tracked;
104};
105
106struct intel_vgpu_cfg_space {
107 unsigned char virtual_cfg_space[PCI_CFG_SPACE_EXP_SIZE];
108 struct intel_vgpu_pci_bar bar[INTEL_GVT_MAX_BAR_NUM];
109};
110
111#define vgpu_cfg_space(vgpu) ((vgpu)->cfg_space.virtual_cfg_space)
112
113struct intel_vgpu_irq {
114 bool irq_warn_once[INTEL_GVT_EVENT_MAX];
115 DECLARE_BITMAP(flip_done_event[I915_MAX_PIPES],
116 INTEL_GVT_EVENT_MAX);
117};
118
119struct intel_vgpu_opregion {
120 bool mapped;
121 void *va;
122 u32 gfn[INTEL_GVT_OPREGION_PAGES];
123};
124
125#define vgpu_opregion(vgpu) (&(vgpu->opregion))
126
127struct intel_vgpu_display {
128 struct intel_vgpu_i2c_edid i2c_edid;
129 struct intel_vgpu_port ports[I915_MAX_PORTS];
130 struct intel_vgpu_sbi sbi;
131};
132
133struct vgpu_sched_ctl {
134 int weight;
135};
136
137enum {
138 INTEL_VGPU_EXECLIST_SUBMISSION = 1,
139 INTEL_VGPU_GUC_SUBMISSION,
140};
141
142struct intel_vgpu_submission_ops {
143 const char *name;
144 int (*init)(struct intel_vgpu *vgpu, intel_engine_mask_t engine_mask);
145 void (*clean)(struct intel_vgpu *vgpu, intel_engine_mask_t engine_mask);
146 void (*reset)(struct intel_vgpu *vgpu, intel_engine_mask_t engine_mask);
147};
148
149struct intel_vgpu_submission {
150 struct intel_vgpu_execlist execlist[I915_NUM_ENGINES];
151 struct list_head workload_q_head[I915_NUM_ENGINES];
152 struct intel_context *shadow[I915_NUM_ENGINES];
153 struct kmem_cache *workloads;
154 atomic_t running_workload_num;
155 union {
156 u64 i915_context_pml4;
157 u64 i915_context_pdps[GEN8_3LVL_PDPES];
158 };
159 DECLARE_BITMAP(shadow_ctx_desc_updated, I915_NUM_ENGINES);
160 DECLARE_BITMAP(tlb_handle_pending, I915_NUM_ENGINES);
161 void *ring_scan_buffer[I915_NUM_ENGINES];
162 int ring_scan_buffer_size[I915_NUM_ENGINES];
163 const struct intel_vgpu_submission_ops *ops;
164 int virtual_submission_interface;
165 bool active;
166};
167
168struct intel_vgpu {
169 struct intel_gvt *gvt;
170 struct mutex vgpu_lock;
171 int id;
172 unsigned long handle;
173 bool active;
174 bool pv_notified;
175 bool failsafe;
176 unsigned int resetting_eng;
177
178
179
180
181
182 void *sched_data;
183 struct vgpu_sched_ctl sched_ctl;
184
185 struct intel_vgpu_fence fence;
186 struct intel_vgpu_gm gm;
187 struct intel_vgpu_cfg_space cfg_space;
188 struct intel_vgpu_mmio mmio;
189 struct intel_vgpu_irq irq;
190 struct intel_vgpu_gtt gtt;
191 struct intel_vgpu_opregion opregion;
192 struct intel_vgpu_display display;
193 struct intel_vgpu_submission submission;
194 struct radix_tree_root page_track_tree;
195 u32 hws_pga[I915_NUM_ENGINES];
196
197 struct dentry *debugfs;
198
199#if IS_ENABLED(CONFIG_DRM_I915_GVT_KVMGT)
200 struct {
201 struct mdev_device *mdev;
202 struct vfio_region *region;
203 int num_regions;
204 struct eventfd_ctx *intx_trigger;
205 struct eventfd_ctx *msi_trigger;
206
207
208
209
210
211 struct rb_root gfn_cache;
212 struct rb_root dma_addr_cache;
213 unsigned long nr_cache_entries;
214 struct mutex cache_lock;
215
216 struct notifier_block iommu_notifier;
217 struct notifier_block group_notifier;
218 struct kvm *kvm;
219 struct work_struct release_work;
220 atomic_t released;
221 struct vfio_device *vfio_device;
222 } vdev;
223#endif
224
225 struct list_head dmabuf_obj_list_head;
226 struct mutex dmabuf_lock;
227 struct idr object_idr;
228
229 struct completion vblank_done;
230
231 u32 scan_nonprivbb;
232};
233
234
235#define vgpu_is_vm_unhealthy(ret_val) \
236 (((ret_val) == -EBADRQC) || ((ret_val) == -EFAULT))
237
238struct intel_gvt_gm {
239 unsigned long vgpu_allocated_low_gm_size;
240 unsigned long vgpu_allocated_high_gm_size;
241};
242
243struct intel_gvt_fence {
244 unsigned long vgpu_allocated_fence_num;
245};
246
247
248struct gvt_mmio_block {
249 unsigned int device;
250 i915_reg_t offset;
251 unsigned int size;
252 gvt_mmio_func read;
253 gvt_mmio_func write;
254};
255
256#define INTEL_GVT_MMIO_HASH_BITS 11
257
258struct intel_gvt_mmio {
259 u8 *mmio_attribute;
260
261#define F_RO (1 << 0)
262
263#define F_GMADR (1 << 1)
264
265#define F_MODE_MASK (1 << 2)
266
267#define F_CMD_ACCESS (1 << 3)
268
269#define F_ACCESSED (1 << 4)
270
271#define F_CMD_ACCESSED (1 << 5)
272
273#define F_UNALIGN (1 << 6)
274
275#define F_IN_CTX (1 << 7)
276
277 struct gvt_mmio_block *mmio_block;
278 unsigned int num_mmio_block;
279
280 DECLARE_HASHTABLE(mmio_info_table, INTEL_GVT_MMIO_HASH_BITS);
281 unsigned long num_tracked_mmio;
282};
283
284struct intel_gvt_firmware {
285 void *cfg_space;
286 void *mmio;
287 bool firmware_loaded;
288};
289
290#define NR_MAX_INTEL_VGPU_TYPES 20
291struct intel_vgpu_type {
292 char name[16];
293 unsigned int avail_instance;
294 unsigned int low_gm_size;
295 unsigned int high_gm_size;
296 unsigned int fence;
297 unsigned int weight;
298 enum intel_vgpu_edid resolution;
299};
300
301struct intel_gvt {
302
303
304
305 struct mutex lock;
306
307 struct mutex sched_lock;
308
309 struct drm_i915_private *dev_priv;
310 struct idr vgpu_idr;
311
312 struct intel_gvt_device_info device_info;
313 struct intel_gvt_gm gm;
314 struct intel_gvt_fence fence;
315 struct intel_gvt_mmio mmio;
316 struct intel_gvt_firmware firmware;
317 struct intel_gvt_irq irq;
318 struct intel_gvt_gtt gtt;
319 struct intel_gvt_workload_scheduler scheduler;
320 struct notifier_block shadow_ctx_notifier_block[I915_NUM_ENGINES];
321 DECLARE_HASHTABLE(cmd_table, GVT_CMD_HASH_BITS);
322 struct intel_vgpu_type *types;
323 unsigned int num_types;
324 struct intel_vgpu *idle_vgpu;
325
326 struct task_struct *service_thread;
327 wait_queue_head_t service_thread_wq;
328
329
330
331
332 unsigned long service_request;
333
334 struct {
335 struct engine_mmio *mmio;
336 int ctx_mmio_count[I915_NUM_ENGINES];
337 } engine_mmio_list;
338
339 struct dentry *debugfs_root;
340};
341
342static inline struct intel_gvt *to_gvt(struct drm_i915_private *i915)
343{
344 return i915->gvt;
345}
346
347enum {
348 INTEL_GVT_REQUEST_EMULATE_VBLANK = 0,
349
350
351 INTEL_GVT_REQUEST_SCHED = 1,
352
353
354 INTEL_GVT_REQUEST_EVENT_SCHED = 2,
355};
356
357static inline void intel_gvt_request_service(struct intel_gvt *gvt,
358 int service)
359{
360 set_bit(service, (void *)&gvt->service_request);
361 wake_up(&gvt->service_thread_wq);
362}
363
364void intel_gvt_free_firmware(struct intel_gvt *gvt);
365int intel_gvt_load_firmware(struct intel_gvt *gvt);
366
367
368#define MB_TO_BYTES(mb) ((mb) << 20ULL)
369#define BYTES_TO_MB(b) ((b) >> 20ULL)
370
371#define HOST_LOW_GM_SIZE MB_TO_BYTES(128)
372#define HOST_HIGH_GM_SIZE MB_TO_BYTES(384)
373#define HOST_FENCE 4
374
375
376#define gvt_aperture_sz(gvt) (gvt->dev_priv->ggtt.mappable_end)
377#define gvt_aperture_pa_base(gvt) (gvt->dev_priv->ggtt.gmadr.start)
378
379#define gvt_ggtt_gm_sz(gvt) (gvt->dev_priv->ggtt.vm.total)
380#define gvt_ggtt_sz(gvt) \
381 ((gvt->dev_priv->ggtt.vm.total >> PAGE_SHIFT) << 3)
382#define gvt_hidden_sz(gvt) (gvt_ggtt_gm_sz(gvt) - gvt_aperture_sz(gvt))
383
384#define gvt_aperture_gmadr_base(gvt) (0)
385#define gvt_aperture_gmadr_end(gvt) (gvt_aperture_gmadr_base(gvt) \
386 + gvt_aperture_sz(gvt) - 1)
387
388#define gvt_hidden_gmadr_base(gvt) (gvt_aperture_gmadr_base(gvt) \
389 + gvt_aperture_sz(gvt))
390#define gvt_hidden_gmadr_end(gvt) (gvt_hidden_gmadr_base(gvt) \
391 + gvt_hidden_sz(gvt) - 1)
392
393#define gvt_fence_sz(gvt) ((gvt)->dev_priv->ggtt.num_fences)
394
395
396#define vgpu_aperture_offset(vgpu) ((vgpu)->gm.low_gm_node.start)
397#define vgpu_hidden_offset(vgpu) ((vgpu)->gm.high_gm_node.start)
398#define vgpu_aperture_sz(vgpu) ((vgpu)->gm.aperture_sz)
399#define vgpu_hidden_sz(vgpu) ((vgpu)->gm.hidden_sz)
400
401#define vgpu_aperture_pa_base(vgpu) \
402 (gvt_aperture_pa_base(vgpu->gvt) + vgpu_aperture_offset(vgpu))
403
404#define vgpu_ggtt_gm_sz(vgpu) ((vgpu)->gm.aperture_sz + (vgpu)->gm.hidden_sz)
405
406#define vgpu_aperture_pa_end(vgpu) \
407 (vgpu_aperture_pa_base(vgpu) + vgpu_aperture_sz(vgpu) - 1)
408
409#define vgpu_aperture_gmadr_base(vgpu) (vgpu_aperture_offset(vgpu))
410#define vgpu_aperture_gmadr_end(vgpu) \
411 (vgpu_aperture_gmadr_base(vgpu) + vgpu_aperture_sz(vgpu) - 1)
412
413#define vgpu_hidden_gmadr_base(vgpu) (vgpu_hidden_offset(vgpu))
414#define vgpu_hidden_gmadr_end(vgpu) \
415 (vgpu_hidden_gmadr_base(vgpu) + vgpu_hidden_sz(vgpu) - 1)
416
417#define vgpu_fence_base(vgpu) (vgpu->fence.base)
418#define vgpu_fence_sz(vgpu) (vgpu->fence.size)
419
420struct intel_vgpu_creation_params {
421 __u64 handle;
422 __u64 low_gm_sz;
423 __u64 high_gm_sz;
424 __u64 fence_sz;
425 __u64 resolution;
426 __s32 primary;
427 __u64 vgpu_id;
428
429 __u32 weight;
430};
431
432int intel_vgpu_alloc_resource(struct intel_vgpu *vgpu,
433 struct intel_vgpu_creation_params *param);
434void intel_vgpu_reset_resource(struct intel_vgpu *vgpu);
435void intel_vgpu_free_resource(struct intel_vgpu *vgpu);
436void intel_vgpu_write_fence(struct intel_vgpu *vgpu,
437 u32 fence, u64 value);
438
439
440
441#define vgpu_vreg_t(vgpu, reg) \
442 (*(u32 *)(vgpu->mmio.vreg + i915_mmio_reg_offset(reg)))
443#define vgpu_vreg(vgpu, offset) \
444 (*(u32 *)(vgpu->mmio.vreg + (offset)))
445#define vgpu_vreg64_t(vgpu, reg) \
446 (*(u64 *)(vgpu->mmio.vreg + i915_mmio_reg_offset(reg)))
447#define vgpu_vreg64(vgpu, offset) \
448 (*(u64 *)(vgpu->mmio.vreg + (offset)))
449
450#define for_each_active_vgpu(gvt, vgpu, id) \
451 idr_for_each_entry((&(gvt)->vgpu_idr), (vgpu), (id)) \
452 for_each_if(vgpu->active)
453
454static inline void intel_vgpu_write_pci_bar(struct intel_vgpu *vgpu,
455 u32 offset, u32 val, bool low)
456{
457 u32 *pval;
458
459
460 offset = rounddown(offset, 4);
461 pval = (u32 *)(vgpu_cfg_space(vgpu) + offset);
462
463 if (low) {
464
465
466
467
468 *pval = (val & GENMASK(31, 4)) | (*pval & GENMASK(3, 0));
469 } else {
470 *pval = val;
471 }
472}
473
474int intel_gvt_init_vgpu_types(struct intel_gvt *gvt);
475void intel_gvt_clean_vgpu_types(struct intel_gvt *gvt);
476
477struct intel_vgpu *intel_gvt_create_idle_vgpu(struct intel_gvt *gvt);
478void intel_gvt_destroy_idle_vgpu(struct intel_vgpu *vgpu);
479struct intel_vgpu *intel_gvt_create_vgpu(struct intel_gvt *gvt,
480 struct intel_vgpu_type *type);
481void intel_gvt_destroy_vgpu(struct intel_vgpu *vgpu);
482void intel_gvt_release_vgpu(struct intel_vgpu *vgpu);
483void intel_gvt_reset_vgpu_locked(struct intel_vgpu *vgpu, bool dmlr,
484 intel_engine_mask_t engine_mask);
485void intel_gvt_reset_vgpu(struct intel_vgpu *vgpu);
486void intel_gvt_activate_vgpu(struct intel_vgpu *vgpu);
487void intel_gvt_deactivate_vgpu(struct intel_vgpu *vgpu);
488
489
490#define vgpu_gmadr_is_aperture(vgpu, gmadr) \
491 ((gmadr >= vgpu_aperture_gmadr_base(vgpu)) && \
492 (gmadr <= vgpu_aperture_gmadr_end(vgpu)))
493
494#define vgpu_gmadr_is_hidden(vgpu, gmadr) \
495 ((gmadr >= vgpu_hidden_gmadr_base(vgpu)) && \
496 (gmadr <= vgpu_hidden_gmadr_end(vgpu)))
497
498#define vgpu_gmadr_is_valid(vgpu, gmadr) \
499 ((vgpu_gmadr_is_aperture(vgpu, gmadr) || \
500 (vgpu_gmadr_is_hidden(vgpu, gmadr))))
501
502#define gvt_gmadr_is_aperture(gvt, gmadr) \
503 ((gmadr >= gvt_aperture_gmadr_base(gvt)) && \
504 (gmadr <= gvt_aperture_gmadr_end(gvt)))
505
506#define gvt_gmadr_is_hidden(gvt, gmadr) \
507 ((gmadr >= gvt_hidden_gmadr_base(gvt)) && \
508 (gmadr <= gvt_hidden_gmadr_end(gvt)))
509
510#define gvt_gmadr_is_valid(gvt, gmadr) \
511 (gvt_gmadr_is_aperture(gvt, gmadr) || \
512 gvt_gmadr_is_hidden(gvt, gmadr))
513
514bool intel_gvt_ggtt_validate_range(struct intel_vgpu *vgpu, u64 addr, u32 size);
515int intel_gvt_ggtt_gmadr_g2h(struct intel_vgpu *vgpu, u64 g_addr, u64 *h_addr);
516int intel_gvt_ggtt_gmadr_h2g(struct intel_vgpu *vgpu, u64 h_addr, u64 *g_addr);
517int intel_gvt_ggtt_index_g2h(struct intel_vgpu *vgpu, unsigned long g_index,
518 unsigned long *h_index);
519int intel_gvt_ggtt_h2g_index(struct intel_vgpu *vgpu, unsigned long h_index,
520 unsigned long *g_index);
521
522void intel_vgpu_init_cfg_space(struct intel_vgpu *vgpu,
523 bool primary);
524void intel_vgpu_reset_cfg_space(struct intel_vgpu *vgpu);
525
526int intel_vgpu_emulate_cfg_read(struct intel_vgpu *vgpu, unsigned int offset,
527 void *p_data, unsigned int bytes);
528
529int intel_vgpu_emulate_cfg_write(struct intel_vgpu *vgpu, unsigned int offset,
530 void *p_data, unsigned int bytes);
531
532void intel_vgpu_emulate_hotplug(struct intel_vgpu *vgpu, bool connected);
533
534static inline u64 intel_vgpu_get_bar_gpa(struct intel_vgpu *vgpu, int bar)
535{
536
537 return (*(u64 *)(vgpu->cfg_space.virtual_cfg_space + bar)) &
538 PCI_BASE_ADDRESS_MEM_MASK;
539}
540
541void intel_vgpu_clean_opregion(struct intel_vgpu *vgpu);
542int intel_vgpu_init_opregion(struct intel_vgpu *vgpu);
543int intel_vgpu_opregion_base_write_handler(struct intel_vgpu *vgpu, u32 gpa);
544
545int intel_vgpu_emulate_opregion_request(struct intel_vgpu *vgpu, u32 swsci);
546void populate_pvinfo_page(struct intel_vgpu *vgpu);
547
548int intel_gvt_scan_and_shadow_workload(struct intel_vgpu_workload *workload);
549void enter_failsafe_mode(struct intel_vgpu *vgpu, int reason);
550
551struct intel_gvt_ops {
552 int (*emulate_cfg_read)(struct intel_vgpu *, unsigned int, void *,
553 unsigned int);
554 int (*emulate_cfg_write)(struct intel_vgpu *, unsigned int, void *,
555 unsigned int);
556 int (*emulate_mmio_read)(struct intel_vgpu *, u64, void *,
557 unsigned int);
558 int (*emulate_mmio_write)(struct intel_vgpu *, u64, void *,
559 unsigned int);
560 struct intel_vgpu *(*vgpu_create)(struct intel_gvt *,
561 struct intel_vgpu_type *);
562 void (*vgpu_destroy)(struct intel_vgpu *vgpu);
563 void (*vgpu_release)(struct intel_vgpu *vgpu);
564 void (*vgpu_reset)(struct intel_vgpu *);
565 void (*vgpu_activate)(struct intel_vgpu *);
566 void (*vgpu_deactivate)(struct intel_vgpu *);
567 struct intel_vgpu_type *(*gvt_find_vgpu_type)(struct intel_gvt *gvt,
568 const char *name);
569 bool (*get_gvt_attrs)(struct attribute ***type_attrs,
570 struct attribute_group ***intel_vgpu_type_groups);
571 int (*vgpu_query_plane)(struct intel_vgpu *vgpu, void *);
572 int (*vgpu_get_dmabuf)(struct intel_vgpu *vgpu, unsigned int);
573 int (*write_protect_handler)(struct intel_vgpu *, u64, void *,
574 unsigned int);
575 void (*emulate_hotplug)(struct intel_vgpu *vgpu, bool connected);
576};
577
578
579enum {
580 GVT_FAILSAFE_UNSUPPORTED_GUEST,
581 GVT_FAILSAFE_INSUFFICIENT_RESOURCE,
582 GVT_FAILSAFE_GUEST_ERR,
583};
584
585static inline void mmio_hw_access_pre(struct drm_i915_private *dev_priv)
586{
587 intel_runtime_pm_get(&dev_priv->runtime_pm);
588}
589
590static inline void mmio_hw_access_post(struct drm_i915_private *dev_priv)
591{
592 intel_runtime_pm_put_unchecked(&dev_priv->runtime_pm);
593}
594
595
596
597
598
599
600
601static inline void intel_gvt_mmio_set_accessed(
602 struct intel_gvt *gvt, unsigned int offset)
603{
604 gvt->mmio.mmio_attribute[offset >> 2] |= F_ACCESSED;
605}
606
607
608
609
610
611
612
613static inline bool intel_gvt_mmio_is_cmd_access(
614 struct intel_gvt *gvt, unsigned int offset)
615{
616 return gvt->mmio.mmio_attribute[offset >> 2] & F_CMD_ACCESS;
617}
618
619
620
621
622
623
624
625static inline bool intel_gvt_mmio_is_unalign(
626 struct intel_gvt *gvt, unsigned int offset)
627{
628 return gvt->mmio.mmio_attribute[offset >> 2] & F_UNALIGN;
629}
630
631
632
633
634
635
636
637static inline void intel_gvt_mmio_set_cmd_accessed(
638 struct intel_gvt *gvt, unsigned int offset)
639{
640 gvt->mmio.mmio_attribute[offset >> 2] |= F_CMD_ACCESSED;
641}
642
643
644
645
646
647
648
649
650
651
652static inline bool intel_gvt_mmio_has_mode_mask(
653 struct intel_gvt *gvt, unsigned int offset)
654{
655 return gvt->mmio.mmio_attribute[offset >> 2] & F_MODE_MASK;
656}
657
658
659
660
661
662
663
664
665
666
667static inline bool intel_gvt_mmio_is_in_ctx(
668 struct intel_gvt *gvt, unsigned int offset)
669{
670 return gvt->mmio.mmio_attribute[offset >> 2] & F_IN_CTX;
671}
672
673
674
675
676
677
678
679static inline void intel_gvt_mmio_set_in_ctx(
680 struct intel_gvt *gvt, unsigned int offset)
681{
682 gvt->mmio.mmio_attribute[offset >> 2] |= F_IN_CTX;
683}
684
685int intel_gvt_debugfs_add_vgpu(struct intel_vgpu *vgpu);
686void intel_gvt_debugfs_remove_vgpu(struct intel_vgpu *vgpu);
687int intel_gvt_debugfs_init(struct intel_gvt *gvt);
688void intel_gvt_debugfs_clean(struct intel_gvt *gvt);
689
690
691#include "trace.h"
692#include "mpt.h"
693
694#endif
695