1
2
3
4
5
6
7
8
9
10#define DSS_SUBSYS_NAME "DSS"
11
12#include <linux/debugfs.h>
13#include <linux/dma-mapping.h>
14#include <linux/kernel.h>
15#include <linux/module.h>
16#include <linux/io.h>
17#include <linux/export.h>
18#include <linux/err.h>
19#include <linux/delay.h>
20#include <linux/seq_file.h>
21#include <linux/clk.h>
22#include <linux/pinctrl/consumer.h>
23#include <linux/platform_device.h>
24#include <linux/pm_runtime.h>
25#include <linux/gfp.h>
26#include <linux/sizes.h>
27#include <linux/mfd/syscon.h>
28#include <linux/regmap.h>
29#include <linux/of.h>
30#include <linux/of_device.h>
31#include <linux/of_graph.h>
32#include <linux/regulator/consumer.h>
33#include <linux/suspend.h>
34#include <linux/component.h>
35#include <linux/sys_soc.h>
36
37#include "omapdss.h"
38#include "dss.h"
39
40struct dss_reg {
41 u16 idx;
42};
43
44#define DSS_REG(idx) ((const struct dss_reg) { idx })
45
46#define DSS_REVISION DSS_REG(0x0000)
47#define DSS_SYSCONFIG DSS_REG(0x0010)
48#define DSS_SYSSTATUS DSS_REG(0x0014)
49#define DSS_CONTROL DSS_REG(0x0040)
50#define DSS_SDI_CONTROL DSS_REG(0x0044)
51#define DSS_PLL_CONTROL DSS_REG(0x0048)
52#define DSS_SDI_STATUS DSS_REG(0x005C)
53
54#define REG_GET(dss, idx, start, end) \
55 FLD_GET(dss_read_reg(dss, idx), start, end)
56
57#define REG_FLD_MOD(dss, idx, val, start, end) \
58 dss_write_reg(dss, idx, \
59 FLD_MOD(dss_read_reg(dss, idx), val, start, end))
60
61struct dss_ops {
62 int (*dpi_select_source)(struct dss_device *dss, int port,
63 enum omap_channel channel);
64 int (*select_lcd_source)(struct dss_device *dss,
65 enum omap_channel channel,
66 enum dss_clk_source clk_src);
67};
68
69struct dss_features {
70 enum dss_model model;
71 u8 fck_div_max;
72 unsigned int fck_freq_max;
73 u8 dss_fck_multiplier;
74 const char *parent_clk_name;
75 const enum omap_display_type *ports;
76 int num_ports;
77 const enum omap_dss_output_id *outputs;
78 const struct dss_ops *ops;
79 struct dss_reg_field dispc_clk_switch;
80 bool has_lcd_clk_src;
81};
82
83static const char * const dss_generic_clk_source_names[] = {
84 [DSS_CLK_SRC_FCK] = "FCK",
85 [DSS_CLK_SRC_PLL1_1] = "PLL1:1",
86 [DSS_CLK_SRC_PLL1_2] = "PLL1:2",
87 [DSS_CLK_SRC_PLL1_3] = "PLL1:3",
88 [DSS_CLK_SRC_PLL2_1] = "PLL2:1",
89 [DSS_CLK_SRC_PLL2_2] = "PLL2:2",
90 [DSS_CLK_SRC_PLL2_3] = "PLL2:3",
91 [DSS_CLK_SRC_HDMI_PLL] = "HDMI PLL",
92};
93
94static inline void dss_write_reg(struct dss_device *dss,
95 const struct dss_reg idx, u32 val)
96{
97 __raw_writel(val, dss->base + idx.idx);
98}
99
100static inline u32 dss_read_reg(struct dss_device *dss, const struct dss_reg idx)
101{
102 return __raw_readl(dss->base + idx.idx);
103}
104
105#define SR(dss, reg) \
106 dss->ctx[(DSS_##reg).idx / sizeof(u32)] = dss_read_reg(dss, DSS_##reg)
107#define RR(dss, reg) \
108 dss_write_reg(dss, DSS_##reg, dss->ctx[(DSS_##reg).idx / sizeof(u32)])
109
110static void dss_save_context(struct dss_device *dss)
111{
112 DSSDBG("dss_save_context\n");
113
114 SR(dss, CONTROL);
115
116 if (dss->feat->outputs[OMAP_DSS_CHANNEL_LCD] & OMAP_DSS_OUTPUT_SDI) {
117 SR(dss, SDI_CONTROL);
118 SR(dss, PLL_CONTROL);
119 }
120
121 dss->ctx_valid = true;
122
123 DSSDBG("context saved\n");
124}
125
126static void dss_restore_context(struct dss_device *dss)
127{
128 DSSDBG("dss_restore_context\n");
129
130 if (!dss->ctx_valid)
131 return;
132
133 RR(dss, CONTROL);
134
135 if (dss->feat->outputs[OMAP_DSS_CHANNEL_LCD] & OMAP_DSS_OUTPUT_SDI) {
136 RR(dss, SDI_CONTROL);
137 RR(dss, PLL_CONTROL);
138 }
139
140 DSSDBG("context restored\n");
141}
142
143#undef SR
144#undef RR
145
146void dss_ctrl_pll_enable(struct dss_pll *pll, bool enable)
147{
148 unsigned int shift;
149 unsigned int val;
150
151 if (!pll->dss->syscon_pll_ctrl)
152 return;
153
154 val = !enable;
155
156 switch (pll->id) {
157 case DSS_PLL_VIDEO1:
158 shift = 0;
159 break;
160 case DSS_PLL_VIDEO2:
161 shift = 1;
162 break;
163 case DSS_PLL_HDMI:
164 shift = 2;
165 break;
166 default:
167 DSSERR("illegal DSS PLL ID %d\n", pll->id);
168 return;
169 }
170
171 regmap_update_bits(pll->dss->syscon_pll_ctrl,
172 pll->dss->syscon_pll_ctrl_offset,
173 1 << shift, val << shift);
174}
175
176static int dss_ctrl_pll_set_control_mux(struct dss_device *dss,
177 enum dss_clk_source clk_src,
178 enum omap_channel channel)
179{
180 unsigned int shift, val;
181
182 if (!dss->syscon_pll_ctrl)
183 return -EINVAL;
184
185 switch (channel) {
186 case OMAP_DSS_CHANNEL_LCD:
187 shift = 3;
188
189 switch (clk_src) {
190 case DSS_CLK_SRC_PLL1_1:
191 val = 0; break;
192 case DSS_CLK_SRC_HDMI_PLL:
193 val = 1; break;
194 default:
195 DSSERR("error in PLL mux config for LCD\n");
196 return -EINVAL;
197 }
198
199 break;
200 case OMAP_DSS_CHANNEL_LCD2:
201 shift = 5;
202
203 switch (clk_src) {
204 case DSS_CLK_SRC_PLL1_3:
205 val = 0; break;
206 case DSS_CLK_SRC_PLL2_3:
207 val = 1; break;
208 case DSS_CLK_SRC_HDMI_PLL:
209 val = 2; break;
210 default:
211 DSSERR("error in PLL mux config for LCD2\n");
212 return -EINVAL;
213 }
214
215 break;
216 case OMAP_DSS_CHANNEL_LCD3:
217 shift = 7;
218
219 switch (clk_src) {
220 case DSS_CLK_SRC_PLL2_1:
221 val = 0; break;
222 case DSS_CLK_SRC_PLL1_3:
223 val = 1; break;
224 case DSS_CLK_SRC_HDMI_PLL:
225 val = 2; break;
226 default:
227 DSSERR("error in PLL mux config for LCD3\n");
228 return -EINVAL;
229 }
230
231 break;
232 default:
233 DSSERR("error in PLL mux config\n");
234 return -EINVAL;
235 }
236
237 regmap_update_bits(dss->syscon_pll_ctrl, dss->syscon_pll_ctrl_offset,
238 0x3 << shift, val << shift);
239
240 return 0;
241}
242
243void dss_sdi_init(struct dss_device *dss, int datapairs)
244{
245 u32 l;
246
247 BUG_ON(datapairs > 3 || datapairs < 1);
248
249 l = dss_read_reg(dss, DSS_SDI_CONTROL);
250 l = FLD_MOD(l, 0xf, 19, 15);
251 l = FLD_MOD(l, datapairs-1, 3, 2);
252 l = FLD_MOD(l, 2, 1, 0);
253 dss_write_reg(dss, DSS_SDI_CONTROL, l);
254
255 l = dss_read_reg(dss, DSS_PLL_CONTROL);
256 l = FLD_MOD(l, 0x7, 25, 22);
257 l = FLD_MOD(l, 0xb, 16, 11);
258 l = FLD_MOD(l, 0xb4, 10, 1);
259 dss_write_reg(dss, DSS_PLL_CONTROL, l);
260}
261
262int dss_sdi_enable(struct dss_device *dss)
263{
264 unsigned long timeout;
265
266 dispc_pck_free_enable(dss->dispc, 1);
267
268
269 REG_FLD_MOD(dss, DSS_PLL_CONTROL, 1, 18, 18);
270 udelay(1);
271
272
273 REG_FLD_MOD(dss, DSS_PLL_CONTROL, 1, 28, 28);
274
275
276 timeout = jiffies + msecs_to_jiffies(500);
277 while (dss_read_reg(dss, DSS_SDI_STATUS) & (1 << 6)) {
278 if (time_after_eq(jiffies, timeout)) {
279 DSSERR("PLL lock request timed out\n");
280 goto err1;
281 }
282 }
283
284
285 REG_FLD_MOD(dss, DSS_PLL_CONTROL, 0, 28, 28);
286
287
288 timeout = jiffies + msecs_to_jiffies(500);
289 while (!(dss_read_reg(dss, DSS_SDI_STATUS) & (1 << 5))) {
290 if (time_after_eq(jiffies, timeout)) {
291 DSSERR("PLL lock timed out\n");
292 goto err1;
293 }
294 }
295
296 dispc_lcd_enable_signal(dss->dispc, 1);
297
298
299 timeout = jiffies + msecs_to_jiffies(500);
300 while (!(dss_read_reg(dss, DSS_SDI_STATUS) & (1 << 2))) {
301 if (time_after_eq(jiffies, timeout)) {
302 DSSERR("SDI reset timed out\n");
303 goto err2;
304 }
305 }
306
307 return 0;
308
309 err2:
310 dispc_lcd_enable_signal(dss->dispc, 0);
311 err1:
312
313 REG_FLD_MOD(dss, DSS_PLL_CONTROL, 0, 18, 18);
314
315 dispc_pck_free_enable(dss->dispc, 0);
316
317 return -ETIMEDOUT;
318}
319
320void dss_sdi_disable(struct dss_device *dss)
321{
322 dispc_lcd_enable_signal(dss->dispc, 0);
323
324 dispc_pck_free_enable(dss->dispc, 0);
325
326
327 REG_FLD_MOD(dss, DSS_PLL_CONTROL, 0, 18, 18);
328}
329
330const char *dss_get_clk_source_name(enum dss_clk_source clk_src)
331{
332 return dss_generic_clk_source_names[clk_src];
333}
334
335static void dss_dump_clocks(struct dss_device *dss, struct seq_file *s)
336{
337 const char *fclk_name;
338 unsigned long fclk_rate;
339
340 if (dss_runtime_get(dss))
341 return;
342
343 seq_printf(s, "- DSS -\n");
344
345 fclk_name = dss_get_clk_source_name(DSS_CLK_SRC_FCK);
346 fclk_rate = clk_get_rate(dss->dss_clk);
347
348 seq_printf(s, "%s = %lu\n",
349 fclk_name,
350 fclk_rate);
351
352 dss_runtime_put(dss);
353}
354
355static int dss_dump_regs(struct seq_file *s, void *p)
356{
357 struct dss_device *dss = s->private;
358
359#define DUMPREG(dss, r) seq_printf(s, "%-35s %08x\n", #r, dss_read_reg(dss, r))
360
361 if (dss_runtime_get(dss))
362 return 0;
363
364 DUMPREG(dss, DSS_REVISION);
365 DUMPREG(dss, DSS_SYSCONFIG);
366 DUMPREG(dss, DSS_SYSSTATUS);
367 DUMPREG(dss, DSS_CONTROL);
368
369 if (dss->feat->outputs[OMAP_DSS_CHANNEL_LCD] & OMAP_DSS_OUTPUT_SDI) {
370 DUMPREG(dss, DSS_SDI_CONTROL);
371 DUMPREG(dss, DSS_PLL_CONTROL);
372 DUMPREG(dss, DSS_SDI_STATUS);
373 }
374
375 dss_runtime_put(dss);
376#undef DUMPREG
377 return 0;
378}
379
380static int dss_debug_dump_clocks(struct seq_file *s, void *p)
381{
382 struct dss_device *dss = s->private;
383
384 dss_dump_clocks(dss, s);
385 dispc_dump_clocks(dss->dispc, s);
386 return 0;
387}
388
389static int dss_get_channel_index(enum omap_channel channel)
390{
391 switch (channel) {
392 case OMAP_DSS_CHANNEL_LCD:
393 return 0;
394 case OMAP_DSS_CHANNEL_LCD2:
395 return 1;
396 case OMAP_DSS_CHANNEL_LCD3:
397 return 2;
398 default:
399 WARN_ON(1);
400 return 0;
401 }
402}
403
404static void dss_select_dispc_clk_source(struct dss_device *dss,
405 enum dss_clk_source clk_src)
406{
407 int b;
408
409
410
411
412
413 if (WARN_ON(dss->feat->has_lcd_clk_src && clk_src != DSS_CLK_SRC_FCK))
414 return;
415
416 switch (clk_src) {
417 case DSS_CLK_SRC_FCK:
418 b = 0;
419 break;
420 case DSS_CLK_SRC_PLL1_1:
421 b = 1;
422 break;
423 case DSS_CLK_SRC_PLL2_1:
424 b = 2;
425 break;
426 default:
427 BUG();
428 return;
429 }
430
431 REG_FLD_MOD(dss, DSS_CONTROL, b,
432 dss->feat->dispc_clk_switch.start,
433 dss->feat->dispc_clk_switch.end);
434
435 dss->dispc_clk_source = clk_src;
436}
437
438void dss_select_dsi_clk_source(struct dss_device *dss, int dsi_module,
439 enum dss_clk_source clk_src)
440{
441 int b, pos;
442
443 switch (clk_src) {
444 case DSS_CLK_SRC_FCK:
445 b = 0;
446 break;
447 case DSS_CLK_SRC_PLL1_2:
448 BUG_ON(dsi_module != 0);
449 b = 1;
450 break;
451 case DSS_CLK_SRC_PLL2_2:
452 BUG_ON(dsi_module != 1);
453 b = 1;
454 break;
455 default:
456 BUG();
457 return;
458 }
459
460 pos = dsi_module == 0 ? 1 : 10;
461 REG_FLD_MOD(dss, DSS_CONTROL, b, pos, pos);
462
463 dss->dsi_clk_source[dsi_module] = clk_src;
464}
465
466static int dss_lcd_clk_mux_dra7(struct dss_device *dss,
467 enum omap_channel channel,
468 enum dss_clk_source clk_src)
469{
470 const u8 ctrl_bits[] = {
471 [OMAP_DSS_CHANNEL_LCD] = 0,
472 [OMAP_DSS_CHANNEL_LCD2] = 12,
473 [OMAP_DSS_CHANNEL_LCD3] = 19,
474 };
475
476 u8 ctrl_bit = ctrl_bits[channel];
477 int r;
478
479 if (clk_src == DSS_CLK_SRC_FCK) {
480
481 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit);
482 return -EINVAL;
483 }
484
485 r = dss_ctrl_pll_set_control_mux(dss, clk_src, channel);
486 if (r)
487 return r;
488
489 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit);
490
491 return 0;
492}
493
494static int dss_lcd_clk_mux_omap5(struct dss_device *dss,
495 enum omap_channel channel,
496 enum dss_clk_source clk_src)
497{
498 const u8 ctrl_bits[] = {
499 [OMAP_DSS_CHANNEL_LCD] = 0,
500 [OMAP_DSS_CHANNEL_LCD2] = 12,
501 [OMAP_DSS_CHANNEL_LCD3] = 19,
502 };
503 const enum dss_clk_source allowed_plls[] = {
504 [OMAP_DSS_CHANNEL_LCD] = DSS_CLK_SRC_PLL1_1,
505 [OMAP_DSS_CHANNEL_LCD2] = DSS_CLK_SRC_FCK,
506 [OMAP_DSS_CHANNEL_LCD3] = DSS_CLK_SRC_PLL2_1,
507 };
508
509 u8 ctrl_bit = ctrl_bits[channel];
510
511 if (clk_src == DSS_CLK_SRC_FCK) {
512
513 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit);
514 return -EINVAL;
515 }
516
517 if (WARN_ON(allowed_plls[channel] != clk_src))
518 return -EINVAL;
519
520 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit);
521
522 return 0;
523}
524
525static int dss_lcd_clk_mux_omap4(struct dss_device *dss,
526 enum omap_channel channel,
527 enum dss_clk_source clk_src)
528{
529 const u8 ctrl_bits[] = {
530 [OMAP_DSS_CHANNEL_LCD] = 0,
531 [OMAP_DSS_CHANNEL_LCD2] = 12,
532 };
533 const enum dss_clk_source allowed_plls[] = {
534 [OMAP_DSS_CHANNEL_LCD] = DSS_CLK_SRC_PLL1_1,
535 [OMAP_DSS_CHANNEL_LCD2] = DSS_CLK_SRC_PLL2_1,
536 };
537
538 u8 ctrl_bit = ctrl_bits[channel];
539
540 if (clk_src == DSS_CLK_SRC_FCK) {
541
542 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit);
543 return 0;
544 }
545
546 if (WARN_ON(allowed_plls[channel] != clk_src))
547 return -EINVAL;
548
549 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit);
550
551 return 0;
552}
553
554void dss_select_lcd_clk_source(struct dss_device *dss,
555 enum omap_channel channel,
556 enum dss_clk_source clk_src)
557{
558 int idx = dss_get_channel_index(channel);
559 int r;
560
561 if (!dss->feat->has_lcd_clk_src) {
562 dss_select_dispc_clk_source(dss, clk_src);
563 dss->lcd_clk_source[idx] = clk_src;
564 return;
565 }
566
567 r = dss->feat->ops->select_lcd_source(dss, channel, clk_src);
568 if (r)
569 return;
570
571 dss->lcd_clk_source[idx] = clk_src;
572}
573
574enum dss_clk_source dss_get_dispc_clk_source(struct dss_device *dss)
575{
576 return dss->dispc_clk_source;
577}
578
579enum dss_clk_source dss_get_dsi_clk_source(struct dss_device *dss,
580 int dsi_module)
581{
582 return dss->dsi_clk_source[dsi_module];
583}
584
585enum dss_clk_source dss_get_lcd_clk_source(struct dss_device *dss,
586 enum omap_channel channel)
587{
588 if (dss->feat->has_lcd_clk_src) {
589 int idx = dss_get_channel_index(channel);
590 return dss->lcd_clk_source[idx];
591 } else {
592
593
594 return dss->dispc_clk_source;
595 }
596}
597
598bool dss_div_calc(struct dss_device *dss, unsigned long pck,
599 unsigned long fck_min, dss_div_calc_func func, void *data)
600{
601 int fckd, fckd_start, fckd_stop;
602 unsigned long fck;
603 unsigned long fck_hw_max;
604 unsigned long fckd_hw_max;
605 unsigned long prate;
606 unsigned int m;
607
608 fck_hw_max = dss->feat->fck_freq_max;
609
610 if (dss->parent_clk == NULL) {
611 unsigned int pckd;
612
613 pckd = fck_hw_max / pck;
614
615 fck = pck * pckd;
616
617 fck = clk_round_rate(dss->dss_clk, fck);
618
619 return func(fck, data);
620 }
621
622 fckd_hw_max = dss->feat->fck_div_max;
623
624 m = dss->feat->dss_fck_multiplier;
625 prate = clk_get_rate(dss->parent_clk);
626
627 fck_min = fck_min ? fck_min : 1;
628
629 fckd_start = min(prate * m / fck_min, fckd_hw_max);
630 fckd_stop = max(DIV_ROUND_UP(prate * m, fck_hw_max), 1ul);
631
632 for (fckd = fckd_start; fckd >= fckd_stop; --fckd) {
633 fck = DIV_ROUND_UP(prate, fckd) * m;
634
635 if (func(fck, data))
636 return true;
637 }
638
639 return false;
640}
641
642int dss_set_fck_rate(struct dss_device *dss, unsigned long rate)
643{
644 int r;
645
646 DSSDBG("set fck to %lu\n", rate);
647
648 r = clk_set_rate(dss->dss_clk, rate);
649 if (r)
650 return r;
651
652 dss->dss_clk_rate = clk_get_rate(dss->dss_clk);
653
654 WARN_ONCE(dss->dss_clk_rate != rate, "clk rate mismatch: %lu != %lu",
655 dss->dss_clk_rate, rate);
656
657 return 0;
658}
659
660unsigned long dss_get_dispc_clk_rate(struct dss_device *dss)
661{
662 return dss->dss_clk_rate;
663}
664
665unsigned long dss_get_max_fck_rate(struct dss_device *dss)
666{
667 return dss->feat->fck_freq_max;
668}
669
670static int dss_setup_default_clock(struct dss_device *dss)
671{
672 unsigned long max_dss_fck, prate;
673 unsigned long fck;
674 unsigned int fck_div;
675 int r;
676
677 max_dss_fck = dss->feat->fck_freq_max;
678
679 if (dss->parent_clk == NULL) {
680 fck = clk_round_rate(dss->dss_clk, max_dss_fck);
681 } else {
682 prate = clk_get_rate(dss->parent_clk);
683
684 fck_div = DIV_ROUND_UP(prate * dss->feat->dss_fck_multiplier,
685 max_dss_fck);
686 fck = DIV_ROUND_UP(prate, fck_div)
687 * dss->feat->dss_fck_multiplier;
688 }
689
690 r = dss_set_fck_rate(dss, fck);
691 if (r)
692 return r;
693
694 return 0;
695}
696
697void dss_set_venc_output(struct dss_device *dss, enum omap_dss_venc_type type)
698{
699 int l = 0;
700
701 if (type == OMAP_DSS_VENC_TYPE_COMPOSITE)
702 l = 0;
703 else if (type == OMAP_DSS_VENC_TYPE_SVIDEO)
704 l = 1;
705 else
706 BUG();
707
708
709 REG_FLD_MOD(dss, DSS_CONTROL, l, 6, 6);
710}
711
712void dss_set_dac_pwrdn_bgz(struct dss_device *dss, bool enable)
713{
714
715 REG_FLD_MOD(dss, DSS_CONTROL, enable, 5, 5);
716}
717
718void dss_select_hdmi_venc_clk_source(struct dss_device *dss,
719 enum dss_hdmi_venc_clk_source_select src)
720{
721 enum omap_dss_output_id outputs;
722
723 outputs = dss->feat->outputs[OMAP_DSS_CHANNEL_DIGIT];
724
725
726 WARN_ON((src == DSS_VENC_TV_CLK) && !(outputs & OMAP_DSS_OUTPUT_VENC));
727 WARN_ON((src == DSS_HDMI_M_PCLK) && !(outputs & OMAP_DSS_OUTPUT_HDMI));
728
729
730 if ((outputs & OMAP_DSS_OUTPUT_VENC) &&
731 (outputs & OMAP_DSS_OUTPUT_HDMI))
732
733 REG_FLD_MOD(dss, DSS_CONTROL, src, 15, 15);
734}
735
736static int dss_dpi_select_source_omap2_omap3(struct dss_device *dss, int port,
737 enum omap_channel channel)
738{
739 if (channel != OMAP_DSS_CHANNEL_LCD)
740 return -EINVAL;
741
742 return 0;
743}
744
745static int dss_dpi_select_source_omap4(struct dss_device *dss, int port,
746 enum omap_channel channel)
747{
748 int val;
749
750 switch (channel) {
751 case OMAP_DSS_CHANNEL_LCD2:
752 val = 0;
753 break;
754 case OMAP_DSS_CHANNEL_DIGIT:
755 val = 1;
756 break;
757 default:
758 return -EINVAL;
759 }
760
761 REG_FLD_MOD(dss, DSS_CONTROL, val, 17, 17);
762
763 return 0;
764}
765
766static int dss_dpi_select_source_omap5(struct dss_device *dss, int port,
767 enum omap_channel channel)
768{
769 int val;
770
771 switch (channel) {
772 case OMAP_DSS_CHANNEL_LCD:
773 val = 1;
774 break;
775 case OMAP_DSS_CHANNEL_LCD2:
776 val = 2;
777 break;
778 case OMAP_DSS_CHANNEL_LCD3:
779 val = 3;
780 break;
781 case OMAP_DSS_CHANNEL_DIGIT:
782 val = 0;
783 break;
784 default:
785 return -EINVAL;
786 }
787
788 REG_FLD_MOD(dss, DSS_CONTROL, val, 17, 16);
789
790 return 0;
791}
792
793static int dss_dpi_select_source_dra7xx(struct dss_device *dss, int port,
794 enum omap_channel channel)
795{
796 switch (port) {
797 case 0:
798 return dss_dpi_select_source_omap5(dss, port, channel);
799 case 1:
800 if (channel != OMAP_DSS_CHANNEL_LCD2)
801 return -EINVAL;
802 break;
803 case 2:
804 if (channel != OMAP_DSS_CHANNEL_LCD3)
805 return -EINVAL;
806 break;
807 default:
808 return -EINVAL;
809 }
810
811 return 0;
812}
813
814int dss_dpi_select_source(struct dss_device *dss, int port,
815 enum omap_channel channel)
816{
817 return dss->feat->ops->dpi_select_source(dss, port, channel);
818}
819
820static int dss_get_clocks(struct dss_device *dss)
821{
822 struct clk *clk;
823
824 clk = devm_clk_get(&dss->pdev->dev, "fck");
825 if (IS_ERR(clk)) {
826 DSSERR("can't get clock fck\n");
827 return PTR_ERR(clk);
828 }
829
830 dss->dss_clk = clk;
831
832 if (dss->feat->parent_clk_name) {
833 clk = clk_get(NULL, dss->feat->parent_clk_name);
834 if (IS_ERR(clk)) {
835 DSSERR("Failed to get %s\n",
836 dss->feat->parent_clk_name);
837 return PTR_ERR(clk);
838 }
839 } else {
840 clk = NULL;
841 }
842
843 dss->parent_clk = clk;
844
845 return 0;
846}
847
848static void dss_put_clocks(struct dss_device *dss)
849{
850 if (dss->parent_clk)
851 clk_put(dss->parent_clk);
852}
853
854int dss_runtime_get(struct dss_device *dss)
855{
856 int r;
857
858 DSSDBG("dss_runtime_get\n");
859
860 r = pm_runtime_get_sync(&dss->pdev->dev);
861 WARN_ON(r < 0);
862 return r < 0 ? r : 0;
863}
864
865void dss_runtime_put(struct dss_device *dss)
866{
867 int r;
868
869 DSSDBG("dss_runtime_put\n");
870
871 r = pm_runtime_put_sync(&dss->pdev->dev);
872 WARN_ON(r < 0 && r != -ENOSYS && r != -EBUSY);
873}
874
875struct dss_device *dss_get_device(struct device *dev)
876{
877 return dev_get_drvdata(dev);
878}
879
880
881#if defined(CONFIG_OMAP2_DSS_DEBUGFS)
882static int dss_initialize_debugfs(struct dss_device *dss)
883{
884 struct dentry *dir;
885
886 dir = debugfs_create_dir("omapdss", NULL);
887 if (IS_ERR(dir))
888 return PTR_ERR(dir);
889
890 dss->debugfs.root = dir;
891
892 return 0;
893}
894
895static void dss_uninitialize_debugfs(struct dss_device *dss)
896{
897 debugfs_remove_recursive(dss->debugfs.root);
898}
899
900struct dss_debugfs_entry {
901 struct dentry *dentry;
902 int (*show_fn)(struct seq_file *s, void *data);
903 void *data;
904};
905
906static int dss_debug_open(struct inode *inode, struct file *file)
907{
908 struct dss_debugfs_entry *entry = inode->i_private;
909
910 return single_open(file, entry->show_fn, entry->data);
911}
912
913static const struct file_operations dss_debug_fops = {
914 .open = dss_debug_open,
915 .read = seq_read,
916 .llseek = seq_lseek,
917 .release = single_release,
918};
919
920struct dss_debugfs_entry *
921dss_debugfs_create_file(struct dss_device *dss, const char *name,
922 int (*show_fn)(struct seq_file *s, void *data),
923 void *data)
924{
925 struct dss_debugfs_entry *entry;
926 struct dentry *d;
927
928 entry = kzalloc(sizeof(*entry), GFP_KERNEL);
929 if (!entry)
930 return ERR_PTR(-ENOMEM);
931
932 entry->show_fn = show_fn;
933 entry->data = data;
934
935 d = debugfs_create_file(name, 0444, dss->debugfs.root, entry,
936 &dss_debug_fops);
937 if (IS_ERR(d)) {
938 kfree(entry);
939 return ERR_CAST(d);
940 }
941
942 entry->dentry = d;
943 return entry;
944}
945
946void dss_debugfs_remove_file(struct dss_debugfs_entry *entry)
947{
948 if (IS_ERR_OR_NULL(entry))
949 return;
950
951 debugfs_remove(entry->dentry);
952 kfree(entry);
953}
954
955#else
956static inline int dss_initialize_debugfs(struct dss_device *dss)
957{
958 return 0;
959}
960static inline void dss_uninitialize_debugfs(struct dss_device *dss)
961{
962}
963#endif
964
965static const struct dss_ops dss_ops_omap2_omap3 = {
966 .dpi_select_source = &dss_dpi_select_source_omap2_omap3,
967};
968
969static const struct dss_ops dss_ops_omap4 = {
970 .dpi_select_source = &dss_dpi_select_source_omap4,
971 .select_lcd_source = &dss_lcd_clk_mux_omap4,
972};
973
974static const struct dss_ops dss_ops_omap5 = {
975 .dpi_select_source = &dss_dpi_select_source_omap5,
976 .select_lcd_source = &dss_lcd_clk_mux_omap5,
977};
978
979static const struct dss_ops dss_ops_dra7 = {
980 .dpi_select_source = &dss_dpi_select_source_dra7xx,
981 .select_lcd_source = &dss_lcd_clk_mux_dra7,
982};
983
984static const enum omap_display_type omap2plus_ports[] = {
985 OMAP_DISPLAY_TYPE_DPI,
986};
987
988static const enum omap_display_type omap34xx_ports[] = {
989 OMAP_DISPLAY_TYPE_DPI,
990 OMAP_DISPLAY_TYPE_SDI,
991};
992
993static const enum omap_display_type dra7xx_ports[] = {
994 OMAP_DISPLAY_TYPE_DPI,
995 OMAP_DISPLAY_TYPE_DPI,
996 OMAP_DISPLAY_TYPE_DPI,
997};
998
999static const enum omap_dss_output_id omap2_dss_supported_outputs[] = {
1000
1001 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI,
1002
1003
1004 OMAP_DSS_OUTPUT_VENC,
1005};
1006
1007static const enum omap_dss_output_id omap3430_dss_supported_outputs[] = {
1008
1009 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI |
1010 OMAP_DSS_OUTPUT_SDI | OMAP_DSS_OUTPUT_DSI1,
1011
1012
1013 OMAP_DSS_OUTPUT_VENC,
1014};
1015
1016static const enum omap_dss_output_id omap3630_dss_supported_outputs[] = {
1017
1018 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI |
1019 OMAP_DSS_OUTPUT_DSI1,
1020
1021
1022 OMAP_DSS_OUTPUT_VENC,
1023};
1024
1025static const enum omap_dss_output_id am43xx_dss_supported_outputs[] = {
1026
1027 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI,
1028};
1029
1030static const enum omap_dss_output_id omap4_dss_supported_outputs[] = {
1031
1032 OMAP_DSS_OUTPUT_DBI | OMAP_DSS_OUTPUT_DSI1,
1033
1034
1035 OMAP_DSS_OUTPUT_VENC | OMAP_DSS_OUTPUT_HDMI,
1036
1037
1038 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI |
1039 OMAP_DSS_OUTPUT_DSI2,
1040};
1041
1042static const enum omap_dss_output_id omap5_dss_supported_outputs[] = {
1043
1044 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI |
1045 OMAP_DSS_OUTPUT_DSI1 | OMAP_DSS_OUTPUT_DSI2,
1046
1047
1048 OMAP_DSS_OUTPUT_HDMI,
1049
1050
1051 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI |
1052 OMAP_DSS_OUTPUT_DSI1,
1053
1054
1055 OMAP_DSS_OUTPUT_DPI | OMAP_DSS_OUTPUT_DBI |
1056 OMAP_DSS_OUTPUT_DSI2,
1057};
1058
1059static const struct dss_features omap24xx_dss_feats = {
1060 .model = DSS_MODEL_OMAP2,
1061
1062
1063
1064
1065 .fck_div_max = 6,
1066 .fck_freq_max = 133000000,
1067 .dss_fck_multiplier = 2,
1068 .parent_clk_name = "core_ck",
1069 .ports = omap2plus_ports,
1070 .num_ports = ARRAY_SIZE(omap2plus_ports),
1071 .outputs = omap2_dss_supported_outputs,
1072 .ops = &dss_ops_omap2_omap3,
1073 .dispc_clk_switch = { 0, 0 },
1074 .has_lcd_clk_src = false,
1075};
1076
1077static const struct dss_features omap34xx_dss_feats = {
1078 .model = DSS_MODEL_OMAP3,
1079 .fck_div_max = 16,
1080 .fck_freq_max = 173000000,
1081 .dss_fck_multiplier = 2,
1082 .parent_clk_name = "dpll4_ck",
1083 .ports = omap34xx_ports,
1084 .outputs = omap3430_dss_supported_outputs,
1085 .num_ports = ARRAY_SIZE(omap34xx_ports),
1086 .ops = &dss_ops_omap2_omap3,
1087 .dispc_clk_switch = { 0, 0 },
1088 .has_lcd_clk_src = false,
1089};
1090
1091static const struct dss_features omap3630_dss_feats = {
1092 .model = DSS_MODEL_OMAP3,
1093 .fck_div_max = 32,
1094 .fck_freq_max = 173000000,
1095 .dss_fck_multiplier = 1,
1096 .parent_clk_name = "dpll4_ck",
1097 .ports = omap2plus_ports,
1098 .num_ports = ARRAY_SIZE(omap2plus_ports),
1099 .outputs = omap3630_dss_supported_outputs,
1100 .ops = &dss_ops_omap2_omap3,
1101 .dispc_clk_switch = { 0, 0 },
1102 .has_lcd_clk_src = false,
1103};
1104
1105static const struct dss_features omap44xx_dss_feats = {
1106 .model = DSS_MODEL_OMAP4,
1107 .fck_div_max = 32,
1108 .fck_freq_max = 186000000,
1109 .dss_fck_multiplier = 1,
1110 .parent_clk_name = "dpll_per_x2_ck",
1111 .ports = omap2plus_ports,
1112 .num_ports = ARRAY_SIZE(omap2plus_ports),
1113 .outputs = omap4_dss_supported_outputs,
1114 .ops = &dss_ops_omap4,
1115 .dispc_clk_switch = { 9, 8 },
1116 .has_lcd_clk_src = true,
1117};
1118
1119static const struct dss_features omap54xx_dss_feats = {
1120 .model = DSS_MODEL_OMAP5,
1121 .fck_div_max = 64,
1122 .fck_freq_max = 209250000,
1123 .dss_fck_multiplier = 1,
1124 .parent_clk_name = "dpll_per_x2_ck",
1125 .ports = omap2plus_ports,
1126 .num_ports = ARRAY_SIZE(omap2plus_ports),
1127 .outputs = omap5_dss_supported_outputs,
1128 .ops = &dss_ops_omap5,
1129 .dispc_clk_switch = { 9, 7 },
1130 .has_lcd_clk_src = true,
1131};
1132
1133static const struct dss_features am43xx_dss_feats = {
1134 .model = DSS_MODEL_OMAP3,
1135 .fck_div_max = 0,
1136 .fck_freq_max = 200000000,
1137 .dss_fck_multiplier = 0,
1138 .parent_clk_name = NULL,
1139 .ports = omap2plus_ports,
1140 .num_ports = ARRAY_SIZE(omap2plus_ports),
1141 .outputs = am43xx_dss_supported_outputs,
1142 .ops = &dss_ops_omap2_omap3,
1143 .dispc_clk_switch = { 0, 0 },
1144 .has_lcd_clk_src = true,
1145};
1146
1147static const struct dss_features dra7xx_dss_feats = {
1148 .model = DSS_MODEL_DRA7,
1149 .fck_div_max = 64,
1150 .fck_freq_max = 209250000,
1151 .dss_fck_multiplier = 1,
1152 .parent_clk_name = "dpll_per_x2_ck",
1153 .ports = dra7xx_ports,
1154 .num_ports = ARRAY_SIZE(dra7xx_ports),
1155 .outputs = omap5_dss_supported_outputs,
1156 .ops = &dss_ops_dra7,
1157 .dispc_clk_switch = { 9, 7 },
1158 .has_lcd_clk_src = true,
1159};
1160
1161static int dss_init_ports(struct dss_device *dss)
1162{
1163 struct platform_device *pdev = dss->pdev;
1164 struct device_node *parent = pdev->dev.of_node;
1165 struct device_node *port;
1166 unsigned int i;
1167 int r;
1168
1169 for (i = 0; i < dss->feat->num_ports; i++) {
1170 port = of_graph_get_port_by_id(parent, i);
1171 if (!port)
1172 continue;
1173
1174 switch (dss->feat->ports[i]) {
1175 case OMAP_DISPLAY_TYPE_DPI:
1176 r = dpi_init_port(dss, pdev, port, dss->feat->model);
1177 if (r)
1178 return r;
1179 break;
1180
1181 case OMAP_DISPLAY_TYPE_SDI:
1182 r = sdi_init_port(dss, pdev, port);
1183 if (r)
1184 return r;
1185 break;
1186
1187 default:
1188 break;
1189 }
1190 }
1191
1192 return 0;
1193}
1194
1195static void dss_uninit_ports(struct dss_device *dss)
1196{
1197 struct platform_device *pdev = dss->pdev;
1198 struct device_node *parent = pdev->dev.of_node;
1199 struct device_node *port;
1200 int i;
1201
1202 for (i = 0; i < dss->feat->num_ports; i++) {
1203 port = of_graph_get_port_by_id(parent, i);
1204 if (!port)
1205 continue;
1206
1207 switch (dss->feat->ports[i]) {
1208 case OMAP_DISPLAY_TYPE_DPI:
1209 dpi_uninit_port(port);
1210 break;
1211 case OMAP_DISPLAY_TYPE_SDI:
1212 sdi_uninit_port(port);
1213 break;
1214 default:
1215 break;
1216 }
1217 }
1218}
1219
1220static int dss_video_pll_probe(struct dss_device *dss)
1221{
1222 struct platform_device *pdev = dss->pdev;
1223 struct device_node *np = pdev->dev.of_node;
1224 struct regulator *pll_regulator;
1225 int r;
1226
1227 if (!np)
1228 return 0;
1229
1230 if (of_property_read_bool(np, "syscon-pll-ctrl")) {
1231 dss->syscon_pll_ctrl = syscon_regmap_lookup_by_phandle(np,
1232 "syscon-pll-ctrl");
1233 if (IS_ERR(dss->syscon_pll_ctrl)) {
1234 dev_err(&pdev->dev,
1235 "failed to get syscon-pll-ctrl regmap\n");
1236 return PTR_ERR(dss->syscon_pll_ctrl);
1237 }
1238
1239 if (of_property_read_u32_index(np, "syscon-pll-ctrl", 1,
1240 &dss->syscon_pll_ctrl_offset)) {
1241 dev_err(&pdev->dev,
1242 "failed to get syscon-pll-ctrl offset\n");
1243 return -EINVAL;
1244 }
1245 }
1246
1247 pll_regulator = devm_regulator_get(&pdev->dev, "vdda_video");
1248 if (IS_ERR(pll_regulator)) {
1249 r = PTR_ERR(pll_regulator);
1250
1251 switch (r) {
1252 case -ENOENT:
1253 pll_regulator = NULL;
1254 break;
1255
1256 case -EPROBE_DEFER:
1257 return -EPROBE_DEFER;
1258
1259 default:
1260 DSSERR("can't get DPLL VDDA regulator\n");
1261 return r;
1262 }
1263 }
1264
1265 if (of_property_match_string(np, "reg-names", "pll1") >= 0) {
1266 dss->video1_pll = dss_video_pll_init(dss, pdev, 0,
1267 pll_regulator);
1268 if (IS_ERR(dss->video1_pll))
1269 return PTR_ERR(dss->video1_pll);
1270 }
1271
1272 if (of_property_match_string(np, "reg-names", "pll2") >= 0) {
1273 dss->video2_pll = dss_video_pll_init(dss, pdev, 1,
1274 pll_regulator);
1275 if (IS_ERR(dss->video2_pll)) {
1276 dss_video_pll_uninit(dss->video1_pll);
1277 return PTR_ERR(dss->video2_pll);
1278 }
1279 }
1280
1281 return 0;
1282}
1283
1284
1285static const struct of_device_id dss_of_match[] = {
1286 { .compatible = "ti,omap2-dss", .data = &omap24xx_dss_feats },
1287 { .compatible = "ti,omap3-dss", .data = &omap3630_dss_feats },
1288 { .compatible = "ti,omap4-dss", .data = &omap44xx_dss_feats },
1289 { .compatible = "ti,omap5-dss", .data = &omap54xx_dss_feats },
1290 { .compatible = "ti,dra7-dss", .data = &dra7xx_dss_feats },
1291 {},
1292};
1293MODULE_DEVICE_TABLE(of, dss_of_match);
1294
1295static const struct soc_device_attribute dss_soc_devices[] = {
1296 { .machine = "OMAP3430/3530", .data = &omap34xx_dss_feats },
1297 { .machine = "AM35??", .data = &omap34xx_dss_feats },
1298 { .family = "AM43xx", .data = &am43xx_dss_feats },
1299 { }
1300};
1301
1302static int dss_bind(struct device *dev)
1303{
1304 struct dss_device *dss = dev_get_drvdata(dev);
1305 struct platform_device *drm_pdev;
1306 int r;
1307
1308 r = component_bind_all(dev, NULL);
1309 if (r)
1310 return r;
1311
1312 pm_set_vt_switch(0);
1313
1314 omapdss_set_dss(dss);
1315
1316 drm_pdev = platform_device_register_simple("omapdrm", 0, NULL, 0);
1317 if (IS_ERR(drm_pdev)) {
1318 component_unbind_all(dev, NULL);
1319 return PTR_ERR(drm_pdev);
1320 }
1321
1322 dss->drm_pdev = drm_pdev;
1323
1324 return 0;
1325}
1326
1327static void dss_unbind(struct device *dev)
1328{
1329 struct dss_device *dss = dev_get_drvdata(dev);
1330
1331 platform_device_unregister(dss->drm_pdev);
1332
1333 omapdss_set_dss(NULL);
1334
1335 component_unbind_all(dev, NULL);
1336}
1337
1338static const struct component_master_ops dss_component_ops = {
1339 .bind = dss_bind,
1340 .unbind = dss_unbind,
1341};
1342
1343static int dss_component_compare(struct device *dev, void *data)
1344{
1345 struct device *child = data;
1346 return dev == child;
1347}
1348
1349static int dss_add_child_component(struct device *dev, void *data)
1350{
1351 struct component_match **match = data;
1352
1353
1354
1355
1356
1357
1358
1359 if (strstr(dev_name(dev), "rfbi"))
1360 return 0;
1361
1362 component_match_add(dev->parent, match, dss_component_compare, dev);
1363
1364 return 0;
1365}
1366
1367static int dss_probe_hardware(struct dss_device *dss)
1368{
1369 u32 rev;
1370 int r;
1371
1372 r = dss_runtime_get(dss);
1373 if (r)
1374 return r;
1375
1376 dss->dss_clk_rate = clk_get_rate(dss->dss_clk);
1377
1378
1379 REG_FLD_MOD(dss, DSS_CONTROL, 0, 0, 0);
1380
1381 dss_select_dispc_clk_source(dss, DSS_CLK_SRC_FCK);
1382
1383#ifdef CONFIG_OMAP2_DSS_VENC
1384 REG_FLD_MOD(dss, DSS_CONTROL, 1, 4, 4);
1385 REG_FLD_MOD(dss, DSS_CONTROL, 1, 3, 3);
1386 REG_FLD_MOD(dss, DSS_CONTROL, 0, 2, 2);
1387#endif
1388 dss->dsi_clk_source[0] = DSS_CLK_SRC_FCK;
1389 dss->dsi_clk_source[1] = DSS_CLK_SRC_FCK;
1390 dss->dispc_clk_source = DSS_CLK_SRC_FCK;
1391 dss->lcd_clk_source[0] = DSS_CLK_SRC_FCK;
1392 dss->lcd_clk_source[1] = DSS_CLK_SRC_FCK;
1393
1394 rev = dss_read_reg(dss, DSS_REVISION);
1395 pr_info("OMAP DSS rev %d.%d\n", FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));
1396
1397 dss_runtime_put(dss);
1398
1399 return 0;
1400}
1401
1402static int dss_probe(struct platform_device *pdev)
1403{
1404 const struct soc_device_attribute *soc;
1405 struct component_match *match = NULL;
1406 struct resource *dss_mem;
1407 struct dss_device *dss;
1408 int r;
1409
1410 dss = kzalloc(sizeof(*dss), GFP_KERNEL);
1411 if (!dss)
1412 return -ENOMEM;
1413
1414 dss->pdev = pdev;
1415 platform_set_drvdata(pdev, dss);
1416
1417 r = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32));
1418 if (r) {
1419 dev_err(&pdev->dev, "Failed to set the DMA mask\n");
1420 goto err_free_dss;
1421 }
1422
1423
1424
1425
1426
1427 soc = soc_device_match(dss_soc_devices);
1428 if (soc)
1429 dss->feat = soc->data;
1430 else
1431 dss->feat = of_match_device(dss_of_match, &pdev->dev)->data;
1432
1433
1434 dss_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1435 dss->base = devm_ioremap_resource(&pdev->dev, dss_mem);
1436 if (IS_ERR(dss->base)) {
1437 r = PTR_ERR(dss->base);
1438 goto err_free_dss;
1439 }
1440
1441 r = dss_get_clocks(dss);
1442 if (r)
1443 goto err_free_dss;
1444
1445 r = dss_setup_default_clock(dss);
1446 if (r)
1447 goto err_put_clocks;
1448
1449
1450 r = dss_video_pll_probe(dss);
1451 if (r)
1452 goto err_put_clocks;
1453
1454 r = dss_init_ports(dss);
1455 if (r)
1456 goto err_uninit_plls;
1457
1458
1459 pm_runtime_enable(&pdev->dev);
1460
1461 r = dss_probe_hardware(dss);
1462 if (r)
1463 goto err_pm_runtime_disable;
1464
1465
1466 r = dss_initialize_debugfs(dss);
1467 if (r)
1468 goto err_pm_runtime_disable;
1469
1470 dss->debugfs.clk = dss_debugfs_create_file(dss, "clk",
1471 dss_debug_dump_clocks, dss);
1472 dss->debugfs.dss = dss_debugfs_create_file(dss, "dss", dss_dump_regs,
1473 dss);
1474
1475
1476 r = of_platform_populate(pdev->dev.of_node, NULL, NULL, &pdev->dev);
1477 if (r)
1478 goto err_uninit_debugfs;
1479
1480 omapdss_gather_components(&pdev->dev);
1481
1482 device_for_each_child(&pdev->dev, &match, dss_add_child_component);
1483
1484 r = component_master_add_with_match(&pdev->dev, &dss_component_ops, match);
1485 if (r)
1486 goto err_of_depopulate;
1487
1488 return 0;
1489
1490err_of_depopulate:
1491 of_platform_depopulate(&pdev->dev);
1492
1493err_uninit_debugfs:
1494 dss_debugfs_remove_file(dss->debugfs.clk);
1495 dss_debugfs_remove_file(dss->debugfs.dss);
1496 dss_uninitialize_debugfs(dss);
1497
1498err_pm_runtime_disable:
1499 pm_runtime_disable(&pdev->dev);
1500 dss_uninit_ports(dss);
1501
1502err_uninit_plls:
1503 if (dss->video1_pll)
1504 dss_video_pll_uninit(dss->video1_pll);
1505 if (dss->video2_pll)
1506 dss_video_pll_uninit(dss->video2_pll);
1507
1508err_put_clocks:
1509 dss_put_clocks(dss);
1510
1511err_free_dss:
1512 kfree(dss);
1513
1514 return r;
1515}
1516
1517static int dss_remove(struct platform_device *pdev)
1518{
1519 struct dss_device *dss = platform_get_drvdata(pdev);
1520
1521 of_platform_depopulate(&pdev->dev);
1522
1523 component_master_del(&pdev->dev, &dss_component_ops);
1524
1525 dss_debugfs_remove_file(dss->debugfs.clk);
1526 dss_debugfs_remove_file(dss->debugfs.dss);
1527 dss_uninitialize_debugfs(dss);
1528
1529 pm_runtime_disable(&pdev->dev);
1530
1531 dss_uninit_ports(dss);
1532
1533 if (dss->video1_pll)
1534 dss_video_pll_uninit(dss->video1_pll);
1535
1536 if (dss->video2_pll)
1537 dss_video_pll_uninit(dss->video2_pll);
1538
1539 dss_put_clocks(dss);
1540
1541 kfree(dss);
1542
1543 return 0;
1544}
1545
1546static void dss_shutdown(struct platform_device *pdev)
1547{
1548 struct omap_dss_device *dssdev = NULL;
1549
1550 DSSDBG("shutdown\n");
1551
1552 for_each_dss_output(dssdev) {
1553 if (dssdev->state == OMAP_DSS_DISPLAY_ACTIVE)
1554 dssdev->ops->disable(dssdev);
1555 }
1556}
1557
1558static int dss_runtime_suspend(struct device *dev)
1559{
1560 struct dss_device *dss = dev_get_drvdata(dev);
1561
1562 dss_save_context(dss);
1563 dss_set_min_bus_tput(dev, 0);
1564
1565 pinctrl_pm_select_sleep_state(dev);
1566
1567 return 0;
1568}
1569
1570static int dss_runtime_resume(struct device *dev)
1571{
1572 struct dss_device *dss = dev_get_drvdata(dev);
1573 int r;
1574
1575 pinctrl_pm_select_default_state(dev);
1576
1577
1578
1579
1580
1581
1582
1583
1584 r = dss_set_min_bus_tput(dev, 1000000000);
1585 if (r)
1586 return r;
1587
1588 dss_restore_context(dss);
1589 return 0;
1590}
1591
1592static const struct dev_pm_ops dss_pm_ops = {
1593 .runtime_suspend = dss_runtime_suspend,
1594 .runtime_resume = dss_runtime_resume,
1595};
1596
1597struct platform_driver omap_dsshw_driver = {
1598 .probe = dss_probe,
1599 .remove = dss_remove,
1600 .shutdown = dss_shutdown,
1601 .driver = {
1602 .name = "omapdss_dss",
1603 .pm = &dss_pm_ops,
1604 .of_match_table = dss_of_match,
1605 .suppress_bind_attrs = true,
1606 },
1607};
1608
