1
2
3
4
5
6
7
8#ifndef TDA18250_PRIV_H
9#define TDA18250_PRIV_H
10
11#include "tda18250.h"
12
13#define R00_ID1 0x00
14#define R01_ID2 0x01
15#define R02_ID3 0x02
16#define R03_THERMO1 0x03
17#define R04_THERMO2 0x04
18#define R05_POWER1 0x05
19#define R06_POWER2 0x06
20#define R07_GPIO 0x07
21#define R08_IRQ1 0x08
22#define R09_IRQ2 0x09
23#define R0A_IRQ3 0x0a
24#define R0B_IRQ4 0x0b
25#define R0C_AGC11 0x0c
26#define R0D_AGC12 0x0d
27#define R0E_AGC13 0x0e
28#define R0F_AGC14 0x0f
29#define R10_LT1 0x10
30#define R11_LT2 0x11
31#define R12_AGC21 0x12
32#define R13_AGC22 0x13
33#define R14_AGC23 0x14
34#define R15_AGC24 0x15
35#define R16_AGC25 0x16
36#define R17_AGC31 0x17
37#define R18_AGC32 0x18
38#define R19_AGC33 0x19
39#define R1A_AGCK 0x1a
40#define R1B_GAIN1 0x1b
41#define R1C_GAIN2 0x1c
42#define R1D_GAIN3 0x1d
43#define R1E_WI_FI 0x1e
44#define R1F_RF_BPF 0x1f
45#define R20_IR_MIX 0x20
46#define R21_IF_AGC 0x21
47#define R22_IF1 0x22
48#define R23_IF2 0x23
49#define R24_IF3 0x24
50#define R25_REF 0x25
51#define R26_IF 0x26
52#define R27_RF1 0x27
53#define R28_RF2 0x28
54#define R29_RF3 0x29
55#define R2A_MSM1 0x2a
56#define R2B_MSM2 0x2b
57#define R2C_PS1 0x2c
58#define R2D_PS2 0x2d
59#define R2E_PS3 0x2e
60#define R2F_RSSI1 0x2f
61#define R30_RSSI2 0x30
62#define R31_IRQ_CTRL 0x31
63#define R32_DUMMY 0x32
64#define R33_TEST 0x33
65#define R34_MD1 0x34
66#define R35_SD1 0x35
67#define R36_SD2 0x36
68#define R37_SD3 0x37
69#define R38_SD4 0x38
70#define R39_SD5 0x39
71#define R3A_SD_TEST 0x3a
72#define R3B_REGU 0x3b
73#define R3C_RCCAL1 0x3c
74#define R3D_RCCAL2 0x3d
75#define R3E_IRCAL1 0x3e
76#define R3F_IRCAL2 0x3f
77#define R40_IRCAL3 0x40
78#define R41_IRCAL4 0x41
79#define R42_IRCAL5 0x42
80#define R43_PD1 0x43
81#define R44_PD2 0x44
82#define R45_PD 0x45
83#define R46_CPUMP 0x46
84#define R47_LNAPOL 0x47
85#define R48_SMOOTH1 0x48
86#define R49_SMOOTH2 0x49
87#define R4A_SMOOTH3 0x4a
88#define R4B_XTALOSC1 0x4b
89#define R4C_XTALOSC2 0x4c
90#define R4D_XTALFLX1 0x4d
91#define R4E_XTALFLX2 0x4e
92#define R4F_XTALFLX3 0x4f
93#define R50_XTALFLX4 0x50
94#define R51_XTALFLX5 0x51
95#define R52_IRLOOP0 0x52
96#define R53_IRLOOP1 0x53
97#define R54_IRLOOP2 0x54
98#define R55_IRLOOP3 0x55
99#define R56_IRLOOP4 0x56
100#define R57_PLL_LOG 0x57
101#define R58_AGC2_UP1 0x58
102#define R59_AGC2_UP2 0x59
103#define R5A_H3H5 0x5a
104#define R5B_AGC_AUTO 0x5b
105#define R5C_AGC_DEBUG 0x5c
106
107#define TDA18250_NUM_REGS 93
108
109#define TDA18250_POWER_STANDBY 0
110#define TDA18250_POWER_NORMAL 1
111
112#define TDA18250_IRQ_CAL 0x81
113#define TDA18250_IRQ_HW_INIT 0x82
114#define TDA18250_IRQ_TUNE 0x88
115
116struct tda18250_dev {
117 struct mutex i2c_mutex;
118 struct dvb_frontend *fe;
119 struct i2c_adapter *i2c;
120 struct regmap *regmap;
121 u8 xtal_freq;
122
123 u16 if_dvbt_6;
124 u16 if_dvbt_7;
125 u16 if_dvbt_8;
126 u16 if_dvbc_6;
127 u16 if_dvbc_8;
128 u16 if_atsc;
129 u16 if_frequency;
130 bool slave;
131 bool loopthrough;
132 bool warm;
133 u8 regs[TDA18250_NUM_REGS];
134};
135
136#endif
137