1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25#include <linux/console.h>
26#include <linux/delay.h>
27#include <linux/module.h>
28#include <linux/pci.h>
29#include <linux/pm_runtime.h>
30#include <linux/vga_switcheroo.h>
31#include <linux/mmu_notifier.h>
32
33#include <drm/drm_crtc_helper.h>
34#include <drm/drm_ioctl.h>
35#include <drm/drm_vblank.h>
36
37#include <core/gpuobj.h>
38#include <core/option.h>
39#include <core/pci.h>
40#include <core/tegra.h>
41
42#include <nvif/driver.h>
43#include <nvif/fifo.h>
44#include <nvif/user.h>
45
46#include <nvif/class.h>
47#include <nvif/cl0002.h>
48#include <nvif/cla06f.h>
49
50#include "nouveau_drv.h"
51#include "nouveau_dma.h"
52#include "nouveau_ttm.h"
53#include "nouveau_gem.h"
54#include "nouveau_vga.h"
55#include "nouveau_led.h"
56#include "nouveau_hwmon.h"
57#include "nouveau_acpi.h"
58#include "nouveau_bios.h"
59#include "nouveau_ioctl.h"
60#include "nouveau_abi16.h"
61#include "nouveau_fbcon.h"
62#include "nouveau_fence.h"
63#include "nouveau_debugfs.h"
64#include "nouveau_usif.h"
65#include "nouveau_connector.h"
66#include "nouveau_platform.h"
67#include "nouveau_svm.h"
68#include "nouveau_dmem.h"
69
70MODULE_PARM_DESC(config, "option string to pass to driver core");
71static char *nouveau_config;
72module_param_named(config, nouveau_config, charp, 0400);
73
74MODULE_PARM_DESC(debug, "debug string to pass to driver core");
75static char *nouveau_debug;
76module_param_named(debug, nouveau_debug, charp, 0400);
77
78MODULE_PARM_DESC(noaccel, "disable kernel/abi16 acceleration");
79static int nouveau_noaccel = 0;
80module_param_named(noaccel, nouveau_noaccel, int, 0400);
81
82MODULE_PARM_DESC(modeset, "enable driver (default: auto, "
83 "0 = disabled, 1 = enabled, 2 = headless)");
84int nouveau_modeset = -1;
85module_param_named(modeset, nouveau_modeset, int, 0400);
86
87MODULE_PARM_DESC(atomic, "Expose atomic ioctl (default: disabled)");
88static int nouveau_atomic = 0;
89module_param_named(atomic, nouveau_atomic, int, 0400);
90
91MODULE_PARM_DESC(runpm, "disable (0), force enable (1), optimus only default (-1)");
92static int nouveau_runtime_pm = -1;
93module_param_named(runpm, nouveau_runtime_pm, int, 0400);
94
95static struct drm_driver driver_stub;
96static struct drm_driver driver_pci;
97static struct drm_driver driver_platform;
98
99static u64
100nouveau_pci_name(struct pci_dev *pdev)
101{
102 u64 name = (u64)pci_domain_nr(pdev->bus) << 32;
103 name |= pdev->bus->number << 16;
104 name |= PCI_SLOT(pdev->devfn) << 8;
105 return name | PCI_FUNC(pdev->devfn);
106}
107
108static u64
109nouveau_platform_name(struct platform_device *platformdev)
110{
111 return platformdev->id;
112}
113
114static u64
115nouveau_name(struct drm_device *dev)
116{
117 if (dev->pdev)
118 return nouveau_pci_name(dev->pdev);
119 else
120 return nouveau_platform_name(to_platform_device(dev->dev));
121}
122
123static inline bool
124nouveau_cli_work_ready(struct dma_fence *fence)
125{
126 if (!dma_fence_is_signaled(fence))
127 return false;
128 dma_fence_put(fence);
129 return true;
130}
131
132static void
133nouveau_cli_work(struct work_struct *w)
134{
135 struct nouveau_cli *cli = container_of(w, typeof(*cli), work);
136 struct nouveau_cli_work *work, *wtmp;
137 mutex_lock(&cli->lock);
138 list_for_each_entry_safe(work, wtmp, &cli->worker, head) {
139 if (!work->fence || nouveau_cli_work_ready(work->fence)) {
140 list_del(&work->head);
141 work->func(work);
142 }
143 }
144 mutex_unlock(&cli->lock);
145}
146
147static void
148nouveau_cli_work_fence(struct dma_fence *fence, struct dma_fence_cb *cb)
149{
150 struct nouveau_cli_work *work = container_of(cb, typeof(*work), cb);
151 schedule_work(&work->cli->work);
152}
153
154void
155nouveau_cli_work_queue(struct nouveau_cli *cli, struct dma_fence *fence,
156 struct nouveau_cli_work *work)
157{
158 work->fence = dma_fence_get(fence);
159 work->cli = cli;
160 mutex_lock(&cli->lock);
161 list_add_tail(&work->head, &cli->worker);
162 if (dma_fence_add_callback(fence, &work->cb, nouveau_cli_work_fence))
163 nouveau_cli_work_fence(fence, &work->cb);
164 mutex_unlock(&cli->lock);
165}
166
167static void
168nouveau_cli_fini(struct nouveau_cli *cli)
169{
170
171
172
173
174
175 flush_work(&cli->work);
176 WARN_ON(!list_empty(&cli->worker));
177
178 usif_client_fini(cli);
179 nouveau_vmm_fini(&cli->svm);
180 nouveau_vmm_fini(&cli->vmm);
181 nvif_mmu_fini(&cli->mmu);
182 nvif_device_fini(&cli->device);
183 mutex_lock(&cli->drm->master.lock);
184 nvif_client_fini(&cli->base);
185 mutex_unlock(&cli->drm->master.lock);
186}
187
188static int
189nouveau_cli_init(struct nouveau_drm *drm, const char *sname,
190 struct nouveau_cli *cli)
191{
192 static const struct nvif_mclass
193 mems[] = {
194 { NVIF_CLASS_MEM_GF100, -1 },
195 { NVIF_CLASS_MEM_NV50 , -1 },
196 { NVIF_CLASS_MEM_NV04 , -1 },
197 {}
198 };
199 static const struct nvif_mclass
200 mmus[] = {
201 { NVIF_CLASS_MMU_GF100, -1 },
202 { NVIF_CLASS_MMU_NV50 , -1 },
203 { NVIF_CLASS_MMU_NV04 , -1 },
204 {}
205 };
206 static const struct nvif_mclass
207 vmms[] = {
208 { NVIF_CLASS_VMM_GP100, -1 },
209 { NVIF_CLASS_VMM_GM200, -1 },
210 { NVIF_CLASS_VMM_GF100, -1 },
211 { NVIF_CLASS_VMM_NV50 , -1 },
212 { NVIF_CLASS_VMM_NV04 , -1 },
213 {}
214 };
215 u64 device = nouveau_name(drm->dev);
216 int ret;
217
218 snprintf(cli->name, sizeof(cli->name), "%s", sname);
219 cli->drm = drm;
220 mutex_init(&cli->mutex);
221 usif_client_init(cli);
222
223 INIT_WORK(&cli->work, nouveau_cli_work);
224 INIT_LIST_HEAD(&cli->worker);
225 mutex_init(&cli->lock);
226
227 if (cli == &drm->master) {
228 ret = nvif_driver_init(NULL, nouveau_config, nouveau_debug,
229 cli->name, device, &cli->base);
230 } else {
231 mutex_lock(&drm->master.lock);
232 ret = nvif_client_init(&drm->master.base, cli->name, device,
233 &cli->base);
234 mutex_unlock(&drm->master.lock);
235 }
236 if (ret) {
237 NV_PRINTK(err, cli, "Client allocation failed: %d\n", ret);
238 goto done;
239 }
240
241 ret = nvif_device_init(&cli->base.object, 0, NV_DEVICE,
242 &(struct nv_device_v0) {
243 .device = ~0,
244 }, sizeof(struct nv_device_v0),
245 &cli->device);
246 if (ret) {
247 NV_PRINTK(err, cli, "Device allocation failed: %d\n", ret);
248 goto done;
249 }
250
251 ret = nvif_mclass(&cli->device.object, mmus);
252 if (ret < 0) {
253 NV_PRINTK(err, cli, "No supported MMU class\n");
254 goto done;
255 }
256
257 ret = nvif_mmu_init(&cli->device.object, mmus[ret].oclass, &cli->mmu);
258 if (ret) {
259 NV_PRINTK(err, cli, "MMU allocation failed: %d\n", ret);
260 goto done;
261 }
262
263 ret = nvif_mclass(&cli->mmu.object, vmms);
264 if (ret < 0) {
265 NV_PRINTK(err, cli, "No supported VMM class\n");
266 goto done;
267 }
268
269 ret = nouveau_vmm_init(cli, vmms[ret].oclass, &cli->vmm);
270 if (ret) {
271 NV_PRINTK(err, cli, "VMM allocation failed: %d\n", ret);
272 goto done;
273 }
274
275 ret = nvif_mclass(&cli->mmu.object, mems);
276 if (ret < 0) {
277 NV_PRINTK(err, cli, "No supported MEM class\n");
278 goto done;
279 }
280
281 cli->mem = &mems[ret];
282 return 0;
283done:
284 if (ret)
285 nouveau_cli_fini(cli);
286 return ret;
287}
288
289static void
290nouveau_accel_ce_fini(struct nouveau_drm *drm)
291{
292 nouveau_channel_idle(drm->cechan);
293 nvif_object_fini(&drm->ttm.copy);
294 nouveau_channel_del(&drm->cechan);
295}
296
297static void
298nouveau_accel_ce_init(struct nouveau_drm *drm)
299{
300 struct nvif_device *device = &drm->client.device;
301 int ret = 0;
302
303
304
305
306 if (device->info.family >= NV_DEVICE_INFO_V0_KEPLER) {
307 ret = nouveau_channel_new(drm, device,
308 nvif_fifo_runlist_ce(device), 0,
309 true, &drm->cechan);
310 } else
311 if (device->info.chipset >= 0xa3 &&
312 device->info.chipset != 0xaa &&
313 device->info.chipset != 0xac) {
314
315
316
317
318
319 ret = nouveau_channel_new(drm, device, NvDmaFB, NvDmaTT, false,
320 &drm->cechan);
321 }
322
323 if (ret)
324 NV_ERROR(drm, "failed to create ce channel, %d\n", ret);
325}
326
327static void
328nouveau_accel_gr_fini(struct nouveau_drm *drm)
329{
330 nouveau_channel_idle(drm->channel);
331 nvif_object_fini(&drm->ntfy);
332 nvkm_gpuobj_del(&drm->notify);
333 nvif_object_fini(&drm->nvsw);
334 nouveau_channel_del(&drm->channel);
335}
336
337static void
338nouveau_accel_gr_init(struct nouveau_drm *drm)
339{
340 struct nvif_device *device = &drm->client.device;
341 u32 arg0, arg1;
342 int ret;
343
344
345 if (device->info.family >= NV_DEVICE_INFO_V0_KEPLER) {
346 arg0 = nvif_fifo_runlist(device, NV_DEVICE_INFO_ENGINE_GR);
347 arg1 = 1;
348 } else {
349 arg0 = NvDmaFB;
350 arg1 = NvDmaTT;
351 }
352
353 ret = nouveau_channel_new(drm, device, arg0, arg1, false,
354 &drm->channel);
355 if (ret) {
356 NV_ERROR(drm, "failed to create kernel channel, %d\n", ret);
357 nouveau_accel_gr_fini(drm);
358 return;
359 }
360
361
362
363
364
365 if (device->info.family < NV_DEVICE_INFO_V0_TESLA) {
366 ret = nvif_object_init(&drm->channel->user, NVDRM_NVSW,
367 nouveau_abi16_swclass(drm), NULL, 0,
368 &drm->nvsw);
369 if (ret == 0) {
370 ret = RING_SPACE(drm->channel, 2);
371 if (ret == 0) {
372 BEGIN_NV04(drm->channel, NvSubSw, 0, 1);
373 OUT_RING (drm->channel, drm->nvsw.handle);
374 }
375 }
376
377 if (ret) {
378 NV_ERROR(drm, "failed to allocate sw class, %d\n", ret);
379 nouveau_accel_gr_fini(drm);
380 return;
381 }
382 }
383
384
385
386
387
388 if (device->info.family < NV_DEVICE_INFO_V0_FERMI) {
389 ret = nvkm_gpuobj_new(nvxx_device(device), 32, 0, false, NULL,
390 &drm->notify);
391 if (ret) {
392 NV_ERROR(drm, "failed to allocate notifier, %d\n", ret);
393 nouveau_accel_gr_fini(drm);
394 return;
395 }
396
397 ret = nvif_object_init(&drm->channel->user, NvNotify0,
398 NV_DMA_IN_MEMORY,
399 &(struct nv_dma_v0) {
400 .target = NV_DMA_V0_TARGET_VRAM,
401 .access = NV_DMA_V0_ACCESS_RDWR,
402 .start = drm->notify->addr,
403 .limit = drm->notify->addr + 31
404 }, sizeof(struct nv_dma_v0),
405 &drm->ntfy);
406 if (ret) {
407 nouveau_accel_gr_fini(drm);
408 return;
409 }
410 }
411}
412
413static void
414nouveau_accel_fini(struct nouveau_drm *drm)
415{
416 nouveau_accel_ce_fini(drm);
417 nouveau_accel_gr_fini(drm);
418 if (drm->fence)
419 nouveau_fence(drm)->dtor(drm);
420}
421
422static void
423nouveau_accel_init(struct nouveau_drm *drm)
424{
425 struct nvif_device *device = &drm->client.device;
426 struct nvif_sclass *sclass;
427 int ret, i, n;
428
429 if (nouveau_noaccel)
430 return;
431
432
433 ret = nouveau_channels_init(drm);
434 if (ret)
435 return;
436
437
438
439
440 ret = n = nvif_object_sclass_get(&device->object, &sclass);
441 if (ret < 0)
442 return;
443
444 for (ret = -ENOSYS, i = 0; i < n; i++) {
445 switch (sclass[i].oclass) {
446 case NV03_CHANNEL_DMA:
447 ret = nv04_fence_create(drm);
448 break;
449 case NV10_CHANNEL_DMA:
450 ret = nv10_fence_create(drm);
451 break;
452 case NV17_CHANNEL_DMA:
453 case NV40_CHANNEL_DMA:
454 ret = nv17_fence_create(drm);
455 break;
456 case NV50_CHANNEL_GPFIFO:
457 ret = nv50_fence_create(drm);
458 break;
459 case G82_CHANNEL_GPFIFO:
460 ret = nv84_fence_create(drm);
461 break;
462 case FERMI_CHANNEL_GPFIFO:
463 case KEPLER_CHANNEL_GPFIFO_A:
464 case KEPLER_CHANNEL_GPFIFO_B:
465 case MAXWELL_CHANNEL_GPFIFO_A:
466 case PASCAL_CHANNEL_GPFIFO_A:
467 case VOLTA_CHANNEL_GPFIFO_A:
468 case TURING_CHANNEL_GPFIFO_A:
469 ret = nvc0_fence_create(drm);
470 break;
471 default:
472 break;
473 }
474 }
475
476 nvif_object_sclass_put(&sclass);
477 if (ret) {
478 NV_ERROR(drm, "failed to initialise sync subsystem, %d\n", ret);
479 nouveau_accel_fini(drm);
480 return;
481 }
482
483
484 if (drm->client.device.info.family >= NV_DEVICE_INFO_V0_VOLTA) {
485 ret = nvif_user_init(device);
486 if (ret)
487 return;
488 }
489
490
491 nouveau_accel_gr_init(drm);
492 nouveau_accel_ce_init(drm);
493
494
495 nouveau_bo_move_init(drm);
496}
497
498static int
499nouveau_drm_device_init(struct drm_device *dev)
500{
501 struct nouveau_drm *drm;
502 int ret;
503
504 if (!(drm = kzalloc(sizeof(*drm), GFP_KERNEL)))
505 return -ENOMEM;
506 dev->dev_private = drm;
507 drm->dev = dev;
508
509 ret = nouveau_cli_init(drm, "DRM-master", &drm->master);
510 if (ret)
511 goto fail_alloc;
512
513 ret = nouveau_cli_init(drm, "DRM", &drm->client);
514 if (ret)
515 goto fail_master;
516
517 dev->irq_enabled = true;
518
519 nvxx_client(&drm->client.base)->debug =
520 nvkm_dbgopt(nouveau_debug, "DRM");
521
522 INIT_LIST_HEAD(&drm->clients);
523 spin_lock_init(&drm->tile.lock);
524
525
526
527
528
529 if (drm->client.device.info.chipset == 0xc1)
530 nvif_mask(&drm->client.device.object, 0x00088080, 0x00000800, 0x00000000);
531
532 nouveau_vga_init(drm);
533
534 ret = nouveau_ttm_init(drm);
535 if (ret)
536 goto fail_ttm;
537
538 ret = nouveau_bios_init(dev);
539 if (ret)
540 goto fail_bios;
541
542 nouveau_accel_init(drm);
543
544 ret = nouveau_display_create(dev);
545 if (ret)
546 goto fail_dispctor;
547
548 if (dev->mode_config.num_crtc) {
549 ret = nouveau_display_init(dev, false, false);
550 if (ret)
551 goto fail_dispinit;
552 }
553
554 nouveau_debugfs_init(drm);
555 nouveau_hwmon_init(dev);
556 nouveau_svm_init(drm);
557 nouveau_dmem_init(drm);
558 nouveau_fbcon_init(dev);
559 nouveau_led_init(dev);
560
561 if (nouveau_pmops_runtime()) {
562 pm_runtime_use_autosuspend(dev->dev);
563 pm_runtime_set_autosuspend_delay(dev->dev, 5000);
564 pm_runtime_set_active(dev->dev);
565 pm_runtime_allow(dev->dev);
566 pm_runtime_mark_last_busy(dev->dev);
567 pm_runtime_put(dev->dev);
568 }
569
570 return 0;
571
572fail_dispinit:
573 nouveau_display_destroy(dev);
574fail_dispctor:
575 nouveau_accel_fini(drm);
576 nouveau_bios_takedown(dev);
577fail_bios:
578 nouveau_ttm_fini(drm);
579fail_ttm:
580 nouveau_vga_fini(drm);
581 nouveau_cli_fini(&drm->client);
582fail_master:
583 nouveau_cli_fini(&drm->master);
584fail_alloc:
585 kfree(drm);
586 return ret;
587}
588
589static void
590nouveau_drm_device_fini(struct drm_device *dev)
591{
592 struct nouveau_drm *drm = nouveau_drm(dev);
593
594 if (nouveau_pmops_runtime()) {
595 pm_runtime_get_sync(dev->dev);
596 pm_runtime_forbid(dev->dev);
597 }
598
599 nouveau_led_fini(dev);
600 nouveau_fbcon_fini(dev);
601 nouveau_dmem_fini(drm);
602 nouveau_svm_fini(drm);
603 nouveau_hwmon_fini(dev);
604 nouveau_debugfs_fini(drm);
605
606 if (dev->mode_config.num_crtc)
607 nouveau_display_fini(dev, false, false);
608 nouveau_display_destroy(dev);
609
610 nouveau_accel_fini(drm);
611 nouveau_bios_takedown(dev);
612
613 nouveau_ttm_fini(drm);
614 nouveau_vga_fini(drm);
615
616 nouveau_cli_fini(&drm->client);
617 nouveau_cli_fini(&drm->master);
618 kfree(drm);
619}
620
621static int nouveau_drm_probe(struct pci_dev *pdev,
622 const struct pci_device_id *pent)
623{
624 struct nvkm_device *device;
625 struct drm_device *drm_dev;
626 struct apertures_struct *aper;
627 bool boot = false;
628 int ret;
629
630 if (vga_switcheroo_client_probe_defer(pdev))
631 return -EPROBE_DEFER;
632
633
634
635
636 ret = nvkm_device_pci_new(pdev, nouveau_config, "error",
637 true, false, 0, &device);
638 if (ret)
639 return ret;
640
641 nvkm_device_del(&device);
642
643
644 aper = alloc_apertures(3);
645 if (!aper)
646 return -ENOMEM;
647
648 aper->ranges[0].base = pci_resource_start(pdev, 1);
649 aper->ranges[0].size = pci_resource_len(pdev, 1);
650 aper->count = 1;
651
652 if (pci_resource_len(pdev, 2)) {
653 aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
654 aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
655 aper->count++;
656 }
657
658 if (pci_resource_len(pdev, 3)) {
659 aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
660 aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
661 aper->count++;
662 }
663
664#ifdef CONFIG_X86
665 boot = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
666#endif
667 if (nouveau_modeset != 2)
668 drm_fb_helper_remove_conflicting_framebuffers(aper, "nouveaufb", boot);
669 kfree(aper);
670
671 ret = nvkm_device_pci_new(pdev, nouveau_config, nouveau_debug,
672 true, true, ~0ULL, &device);
673 if (ret)
674 return ret;
675
676 pci_set_master(pdev);
677
678 if (nouveau_atomic)
679 driver_pci.driver_features |= DRIVER_ATOMIC;
680
681 drm_dev = drm_dev_alloc(&driver_pci, &pdev->dev);
682 if (IS_ERR(drm_dev)) {
683 ret = PTR_ERR(drm_dev);
684 goto fail_nvkm;
685 }
686
687 ret = pci_enable_device(pdev);
688 if (ret)
689 goto fail_drm;
690
691 drm_dev->pdev = pdev;
692 pci_set_drvdata(pdev, drm_dev);
693
694 ret = nouveau_drm_device_init(drm_dev);
695 if (ret)
696 goto fail_pci;
697
698 ret = drm_dev_register(drm_dev, pent->driver_data);
699 if (ret)
700 goto fail_drm_dev_init;
701
702 return 0;
703
704fail_drm_dev_init:
705 nouveau_drm_device_fini(drm_dev);
706fail_pci:
707 pci_disable_device(pdev);
708fail_drm:
709 drm_dev_put(drm_dev);
710fail_nvkm:
711 nvkm_device_del(&device);
712 return ret;
713}
714
715void
716nouveau_drm_device_remove(struct drm_device *dev)
717{
718 struct pci_dev *pdev = dev->pdev;
719 struct nouveau_drm *drm = nouveau_drm(dev);
720 struct nvkm_client *client;
721 struct nvkm_device *device;
722
723 drm_dev_unregister(dev);
724
725 dev->irq_enabled = false;
726 client = nvxx_client(&drm->client.base);
727 device = nvkm_device_find(client->device);
728
729 nouveau_drm_device_fini(dev);
730 pci_disable_device(pdev);
731 drm_dev_put(dev);
732 nvkm_device_del(&device);
733}
734
735static void
736nouveau_drm_remove(struct pci_dev *pdev)
737{
738 struct drm_device *dev = pci_get_drvdata(pdev);
739
740 nouveau_drm_device_remove(dev);
741}
742
743static int
744nouveau_do_suspend(struct drm_device *dev, bool runtime)
745{
746 struct nouveau_drm *drm = nouveau_drm(dev);
747 int ret;
748
749 nouveau_svm_suspend(drm);
750 nouveau_dmem_suspend(drm);
751 nouveau_led_suspend(dev);
752
753 if (dev->mode_config.num_crtc) {
754 NV_DEBUG(drm, "suspending console...\n");
755 nouveau_fbcon_set_suspend(dev, 1);
756 NV_DEBUG(drm, "suspending display...\n");
757 ret = nouveau_display_suspend(dev, runtime);
758 if (ret)
759 return ret;
760 }
761
762 NV_DEBUG(drm, "evicting buffers...\n");
763 ttm_bo_evict_mm(&drm->ttm.bdev, TTM_PL_VRAM);
764
765 NV_DEBUG(drm, "waiting for kernel channels to go idle...\n");
766 if (drm->cechan) {
767 ret = nouveau_channel_idle(drm->cechan);
768 if (ret)
769 goto fail_display;
770 }
771
772 if (drm->channel) {
773 ret = nouveau_channel_idle(drm->channel);
774 if (ret)
775 goto fail_display;
776 }
777
778 NV_DEBUG(drm, "suspending fence...\n");
779 if (drm->fence && nouveau_fence(drm)->suspend) {
780 if (!nouveau_fence(drm)->suspend(drm)) {
781 ret = -ENOMEM;
782 goto fail_display;
783 }
784 }
785
786 NV_DEBUG(drm, "suspending object tree...\n");
787 ret = nvif_client_suspend(&drm->master.base);
788 if (ret)
789 goto fail_client;
790
791 return 0;
792
793fail_client:
794 if (drm->fence && nouveau_fence(drm)->resume)
795 nouveau_fence(drm)->resume(drm);
796
797fail_display:
798 if (dev->mode_config.num_crtc) {
799 NV_DEBUG(drm, "resuming display...\n");
800 nouveau_display_resume(dev, runtime);
801 }
802 return ret;
803}
804
805static int
806nouveau_do_resume(struct drm_device *dev, bool runtime)
807{
808 int ret = 0;
809 struct nouveau_drm *drm = nouveau_drm(dev);
810
811 NV_DEBUG(drm, "resuming object tree...\n");
812 ret = nvif_client_resume(&drm->master.base);
813 if (ret) {
814 NV_ERROR(drm, "Client resume failed with error: %d\n", ret);
815 return ret;
816 }
817
818 NV_DEBUG(drm, "resuming fence...\n");
819 if (drm->fence && nouveau_fence(drm)->resume)
820 nouveau_fence(drm)->resume(drm);
821
822 nouveau_run_vbios_init(dev);
823
824 if (dev->mode_config.num_crtc) {
825 NV_DEBUG(drm, "resuming display...\n");
826 nouveau_display_resume(dev, runtime);
827 NV_DEBUG(drm, "resuming console...\n");
828 nouveau_fbcon_set_suspend(dev, 0);
829 }
830
831 nouveau_led_resume(dev);
832 nouveau_dmem_resume(drm);
833 nouveau_svm_resume(drm);
834 return 0;
835}
836
837int
838nouveau_pmops_suspend(struct device *dev)
839{
840 struct pci_dev *pdev = to_pci_dev(dev);
841 struct drm_device *drm_dev = pci_get_drvdata(pdev);
842 int ret;
843
844 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF ||
845 drm_dev->switch_power_state == DRM_SWITCH_POWER_DYNAMIC_OFF)
846 return 0;
847
848 ret = nouveau_do_suspend(drm_dev, false);
849 if (ret)
850 return ret;
851
852 pci_save_state(pdev);
853 pci_disable_device(pdev);
854 pci_set_power_state(pdev, PCI_D3hot);
855 udelay(200);
856 return 0;
857}
858
859int
860nouveau_pmops_resume(struct device *dev)
861{
862 struct pci_dev *pdev = to_pci_dev(dev);
863 struct drm_device *drm_dev = pci_get_drvdata(pdev);
864 int ret;
865
866 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF ||
867 drm_dev->switch_power_state == DRM_SWITCH_POWER_DYNAMIC_OFF)
868 return 0;
869
870 pci_set_power_state(pdev, PCI_D0);
871 pci_restore_state(pdev);
872 ret = pci_enable_device(pdev);
873 if (ret)
874 return ret;
875 pci_set_master(pdev);
876
877 ret = nouveau_do_resume(drm_dev, false);
878
879
880 schedule_work(&nouveau_drm(drm_dev)->hpd_work);
881
882 return ret;
883}
884
885static int
886nouveau_pmops_freeze(struct device *dev)
887{
888 struct pci_dev *pdev = to_pci_dev(dev);
889 struct drm_device *drm_dev = pci_get_drvdata(pdev);
890 return nouveau_do_suspend(drm_dev, false);
891}
892
893static int
894nouveau_pmops_thaw(struct device *dev)
895{
896 struct pci_dev *pdev = to_pci_dev(dev);
897 struct drm_device *drm_dev = pci_get_drvdata(pdev);
898 return nouveau_do_resume(drm_dev, false);
899}
900
901bool
902nouveau_pmops_runtime(void)
903{
904 if (nouveau_runtime_pm == -1)
905 return nouveau_is_optimus() || nouveau_is_v1_dsm();
906 return nouveau_runtime_pm == 1;
907}
908
909static int
910nouveau_pmops_runtime_suspend(struct device *dev)
911{
912 struct pci_dev *pdev = to_pci_dev(dev);
913 struct drm_device *drm_dev = pci_get_drvdata(pdev);
914 int ret;
915
916 if (!nouveau_pmops_runtime()) {
917 pm_runtime_forbid(dev);
918 return -EBUSY;
919 }
920
921 nouveau_switcheroo_optimus_dsm();
922 ret = nouveau_do_suspend(drm_dev, true);
923 pci_save_state(pdev);
924 pci_disable_device(pdev);
925 pci_ignore_hotplug(pdev);
926 pci_set_power_state(pdev, PCI_D3cold);
927 drm_dev->switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF;
928 return ret;
929}
930
931static int
932nouveau_pmops_runtime_resume(struct device *dev)
933{
934 struct pci_dev *pdev = to_pci_dev(dev);
935 struct drm_device *drm_dev = pci_get_drvdata(pdev);
936 struct nouveau_drm *drm = nouveau_drm(drm_dev);
937 struct nvif_device *device = &nouveau_drm(drm_dev)->client.device;
938 int ret;
939
940 if (!nouveau_pmops_runtime()) {
941 pm_runtime_forbid(dev);
942 return -EBUSY;
943 }
944
945 pci_set_power_state(pdev, PCI_D0);
946 pci_restore_state(pdev);
947 ret = pci_enable_device(pdev);
948 if (ret)
949 return ret;
950 pci_set_master(pdev);
951
952 ret = nouveau_do_resume(drm_dev, true);
953 if (ret) {
954 NV_ERROR(drm, "resume failed with: %d\n", ret);
955 return ret;
956 }
957
958
959 nvif_mask(&device->object, 0x088488, (1 << 25), (1 << 25));
960 drm_dev->switch_power_state = DRM_SWITCH_POWER_ON;
961
962
963 schedule_work(&nouveau_drm(drm_dev)->hpd_work);
964
965 return ret;
966}
967
968static int
969nouveau_pmops_runtime_idle(struct device *dev)
970{
971 if (!nouveau_pmops_runtime()) {
972 pm_runtime_forbid(dev);
973 return -EBUSY;
974 }
975
976 pm_runtime_mark_last_busy(dev);
977 pm_runtime_autosuspend(dev);
978
979 return 1;
980}
981
982static int
983nouveau_drm_open(struct drm_device *dev, struct drm_file *fpriv)
984{
985 struct nouveau_drm *drm = nouveau_drm(dev);
986 struct nouveau_cli *cli;
987 char name[32], tmpname[TASK_COMM_LEN];
988 int ret;
989
990
991 ret = pm_runtime_get_sync(dev->dev);
992 if (ret < 0 && ret != -EACCES)
993 return ret;
994
995 get_task_comm(tmpname, current);
996 snprintf(name, sizeof(name), "%s[%d]", tmpname, pid_nr(fpriv->pid));
997
998 if (!(cli = kzalloc(sizeof(*cli), GFP_KERNEL))) {
999 ret = -ENOMEM;
1000 goto done;
1001 }
1002
1003 ret = nouveau_cli_init(drm, name, cli);
1004 if (ret)
1005 goto done;
1006
1007 cli->base.super = false;
1008
1009 fpriv->driver_priv = cli;
1010
1011 mutex_lock(&drm->client.mutex);
1012 list_add(&cli->head, &drm->clients);
1013 mutex_unlock(&drm->client.mutex);
1014
1015done:
1016 if (ret && cli) {
1017 nouveau_cli_fini(cli);
1018 kfree(cli);
1019 }
1020
1021 pm_runtime_mark_last_busy(dev->dev);
1022 pm_runtime_put_autosuspend(dev->dev);
1023 return ret;
1024}
1025
1026static void
1027nouveau_drm_postclose(struct drm_device *dev, struct drm_file *fpriv)
1028{
1029 struct nouveau_cli *cli = nouveau_cli(fpriv);
1030 struct nouveau_drm *drm = nouveau_drm(dev);
1031
1032 pm_runtime_get_sync(dev->dev);
1033
1034 mutex_lock(&cli->mutex);
1035 if (cli->abi16)
1036 nouveau_abi16_fini(cli->abi16);
1037 mutex_unlock(&cli->mutex);
1038
1039 mutex_lock(&drm->client.mutex);
1040 list_del(&cli->head);
1041 mutex_unlock(&drm->client.mutex);
1042
1043 nouveau_cli_fini(cli);
1044 kfree(cli);
1045 pm_runtime_mark_last_busy(dev->dev);
1046 pm_runtime_put_autosuspend(dev->dev);
1047}
1048
1049static const struct drm_ioctl_desc
1050nouveau_ioctls[] = {
1051 DRM_IOCTL_DEF_DRV(NOUVEAU_GETPARAM, nouveau_abi16_ioctl_getparam, DRM_RENDER_ALLOW),
1052 DRM_IOCTL_DEF_DRV(NOUVEAU_SETPARAM, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1053 DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_ALLOC, nouveau_abi16_ioctl_channel_alloc, DRM_RENDER_ALLOW),
1054 DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_FREE, nouveau_abi16_ioctl_channel_free, DRM_RENDER_ALLOW),
1055 DRM_IOCTL_DEF_DRV(NOUVEAU_GROBJ_ALLOC, nouveau_abi16_ioctl_grobj_alloc, DRM_RENDER_ALLOW),
1056 DRM_IOCTL_DEF_DRV(NOUVEAU_NOTIFIEROBJ_ALLOC, nouveau_abi16_ioctl_notifierobj_alloc, DRM_RENDER_ALLOW),
1057 DRM_IOCTL_DEF_DRV(NOUVEAU_GPUOBJ_FREE, nouveau_abi16_ioctl_gpuobj_free, DRM_RENDER_ALLOW),
1058 DRM_IOCTL_DEF_DRV(NOUVEAU_SVM_INIT, nouveau_svmm_init, DRM_RENDER_ALLOW),
1059 DRM_IOCTL_DEF_DRV(NOUVEAU_SVM_BIND, nouveau_svmm_bind, DRM_RENDER_ALLOW),
1060 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_NEW, nouveau_gem_ioctl_new, DRM_RENDER_ALLOW),
1061 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_PUSHBUF, nouveau_gem_ioctl_pushbuf, DRM_RENDER_ALLOW),
1062 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_PREP, nouveau_gem_ioctl_cpu_prep, DRM_RENDER_ALLOW),
1063 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_FINI, nouveau_gem_ioctl_cpu_fini, DRM_RENDER_ALLOW),
1064 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_INFO, nouveau_gem_ioctl_info, DRM_RENDER_ALLOW),
1065};
1066
1067long
1068nouveau_drm_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
1069{
1070 struct drm_file *filp = file->private_data;
1071 struct drm_device *dev = filp->minor->dev;
1072 long ret;
1073
1074 ret = pm_runtime_get_sync(dev->dev);
1075 if (ret < 0 && ret != -EACCES)
1076 return ret;
1077
1078 switch (_IOC_NR(cmd) - DRM_COMMAND_BASE) {
1079 case DRM_NOUVEAU_NVIF:
1080 ret = usif_ioctl(filp, (void __user *)arg, _IOC_SIZE(cmd));
1081 break;
1082 default:
1083 ret = drm_ioctl(file, cmd, arg);
1084 break;
1085 }
1086
1087 pm_runtime_mark_last_busy(dev->dev);
1088 pm_runtime_put_autosuspend(dev->dev);
1089 return ret;
1090}
1091
1092static const struct file_operations
1093nouveau_driver_fops = {
1094 .owner = THIS_MODULE,
1095 .open = drm_open,
1096 .release = drm_release,
1097 .unlocked_ioctl = nouveau_drm_ioctl,
1098 .mmap = nouveau_ttm_mmap,
1099 .poll = drm_poll,
1100 .read = drm_read,
1101#if defined(CONFIG_COMPAT)
1102 .compat_ioctl = nouveau_compat_ioctl,
1103#endif
1104 .llseek = noop_llseek,
1105};
1106
1107static struct drm_driver
1108driver_stub = {
1109 .driver_features =
1110 DRIVER_GEM | DRIVER_MODESET | DRIVER_RENDER
1111#if defined(CONFIG_NOUVEAU_LEGACY_CTX_SUPPORT)
1112 | DRIVER_KMS_LEGACY_CONTEXT
1113#endif
1114 ,
1115
1116 .open = nouveau_drm_open,
1117 .postclose = nouveau_drm_postclose,
1118 .lastclose = nouveau_vga_lastclose,
1119
1120#if defined(CONFIG_DEBUG_FS)
1121 .debugfs_init = nouveau_drm_debugfs_init,
1122#endif
1123
1124 .enable_vblank = nouveau_display_vblank_enable,
1125 .disable_vblank = nouveau_display_vblank_disable,
1126 .get_scanout_position = nouveau_display_scanoutpos,
1127 .get_vblank_timestamp = drm_calc_vbltimestamp_from_scanoutpos,
1128
1129 .ioctls = nouveau_ioctls,
1130 .num_ioctls = ARRAY_SIZE(nouveau_ioctls),
1131 .fops = &nouveau_driver_fops,
1132
1133 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
1134 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
1135 .gem_prime_pin = nouveau_gem_prime_pin,
1136 .gem_prime_unpin = nouveau_gem_prime_unpin,
1137 .gem_prime_get_sg_table = nouveau_gem_prime_get_sg_table,
1138 .gem_prime_import_sg_table = nouveau_gem_prime_import_sg_table,
1139 .gem_prime_vmap = nouveau_gem_prime_vmap,
1140 .gem_prime_vunmap = nouveau_gem_prime_vunmap,
1141
1142 .gem_free_object_unlocked = nouveau_gem_object_del,
1143 .gem_open_object = nouveau_gem_object_open,
1144 .gem_close_object = nouveau_gem_object_close,
1145
1146 .dumb_create = nouveau_display_dumb_create,
1147 .dumb_map_offset = nouveau_display_dumb_map_offset,
1148
1149 .name = DRIVER_NAME,
1150 .desc = DRIVER_DESC,
1151#ifdef GIT_REVISION
1152 .date = GIT_REVISION,
1153#else
1154 .date = DRIVER_DATE,
1155#endif
1156 .major = DRIVER_MAJOR,
1157 .minor = DRIVER_MINOR,
1158 .patchlevel = DRIVER_PATCHLEVEL,
1159};
1160
1161static struct pci_device_id
1162nouveau_drm_pci_table[] = {
1163 {
1164 PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
1165 .class = PCI_BASE_CLASS_DISPLAY << 16,
1166 .class_mask = 0xff << 16,
1167 },
1168 {
1169 PCI_DEVICE(PCI_VENDOR_ID_NVIDIA_SGS, PCI_ANY_ID),
1170 .class = PCI_BASE_CLASS_DISPLAY << 16,
1171 .class_mask = 0xff << 16,
1172 },
1173 {}
1174};
1175
1176static void nouveau_display_options(void)
1177{
1178 DRM_DEBUG_DRIVER("Loading Nouveau with parameters:\n");
1179
1180 DRM_DEBUG_DRIVER("... tv_disable : %d\n", nouveau_tv_disable);
1181 DRM_DEBUG_DRIVER("... ignorelid : %d\n", nouveau_ignorelid);
1182 DRM_DEBUG_DRIVER("... duallink : %d\n", nouveau_duallink);
1183 DRM_DEBUG_DRIVER("... nofbaccel : %d\n", nouveau_nofbaccel);
1184 DRM_DEBUG_DRIVER("... config : %s\n", nouveau_config);
1185 DRM_DEBUG_DRIVER("... debug : %s\n", nouveau_debug);
1186 DRM_DEBUG_DRIVER("... noaccel : %d\n", nouveau_noaccel);
1187 DRM_DEBUG_DRIVER("... modeset : %d\n", nouveau_modeset);
1188 DRM_DEBUG_DRIVER("... runpm : %d\n", nouveau_runtime_pm);
1189 DRM_DEBUG_DRIVER("... vram_pushbuf : %d\n", nouveau_vram_pushbuf);
1190 DRM_DEBUG_DRIVER("... hdmimhz : %d\n", nouveau_hdmimhz);
1191}
1192
1193static const struct dev_pm_ops nouveau_pm_ops = {
1194 .suspend = nouveau_pmops_suspend,
1195 .resume = nouveau_pmops_resume,
1196 .freeze = nouveau_pmops_freeze,
1197 .thaw = nouveau_pmops_thaw,
1198 .poweroff = nouveau_pmops_freeze,
1199 .restore = nouveau_pmops_resume,
1200 .runtime_suspend = nouveau_pmops_runtime_suspend,
1201 .runtime_resume = nouveau_pmops_runtime_resume,
1202 .runtime_idle = nouveau_pmops_runtime_idle,
1203};
1204
1205static struct pci_driver
1206nouveau_drm_pci_driver = {
1207 .name = "nouveau",
1208 .id_table = nouveau_drm_pci_table,
1209 .probe = nouveau_drm_probe,
1210 .remove = nouveau_drm_remove,
1211 .driver.pm = &nouveau_pm_ops,
1212};
1213
1214struct drm_device *
1215nouveau_platform_device_create(const struct nvkm_device_tegra_func *func,
1216 struct platform_device *pdev,
1217 struct nvkm_device **pdevice)
1218{
1219 struct drm_device *drm;
1220 int err;
1221
1222 err = nvkm_device_tegra_new(func, pdev, nouveau_config, nouveau_debug,
1223 true, true, ~0ULL, pdevice);
1224 if (err)
1225 goto err_free;
1226
1227 drm = drm_dev_alloc(&driver_platform, &pdev->dev);
1228 if (IS_ERR(drm)) {
1229 err = PTR_ERR(drm);
1230 goto err_free;
1231 }
1232
1233 err = nouveau_drm_device_init(drm);
1234 if (err)
1235 goto err_put;
1236
1237 platform_set_drvdata(pdev, drm);
1238
1239 return drm;
1240
1241err_put:
1242 drm_dev_put(drm);
1243err_free:
1244 nvkm_device_del(pdevice);
1245
1246 return ERR_PTR(err);
1247}
1248
1249static int __init
1250nouveau_drm_init(void)
1251{
1252 driver_pci = driver_stub;
1253 driver_platform = driver_stub;
1254
1255 nouveau_display_options();
1256
1257 if (nouveau_modeset == -1) {
1258 if (vgacon_text_force())
1259 nouveau_modeset = 0;
1260 }
1261
1262 if (!nouveau_modeset)
1263 return 0;
1264
1265#ifdef CONFIG_NOUVEAU_PLATFORM_DRIVER
1266 platform_driver_register(&nouveau_platform_driver);
1267#endif
1268
1269 nouveau_register_dsm_handler();
1270 nouveau_backlight_ctor();
1271
1272#ifdef CONFIG_PCI
1273 return pci_register_driver(&nouveau_drm_pci_driver);
1274#else
1275 return 0;
1276#endif
1277}
1278
1279static void __exit
1280nouveau_drm_exit(void)
1281{
1282 if (!nouveau_modeset)
1283 return;
1284
1285#ifdef CONFIG_PCI
1286 pci_unregister_driver(&nouveau_drm_pci_driver);
1287#endif
1288 nouveau_backlight_dtor();
1289 nouveau_unregister_dsm_handler();
1290
1291#ifdef CONFIG_NOUVEAU_PLATFORM_DRIVER
1292 platform_driver_unregister(&nouveau_platform_driver);
1293#endif
1294 if (IS_ENABLED(CONFIG_DRM_NOUVEAU_SVM))
1295 mmu_notifier_synchronize();
1296}
1297
1298module_init(nouveau_drm_init);
1299module_exit(nouveau_drm_exit);
1300
1301MODULE_DEVICE_TABLE(pci, nouveau_drm_pci_table);
1302MODULE_AUTHOR(DRIVER_AUTHOR);
1303MODULE_DESCRIPTION(DRIVER_DESC);
1304MODULE_LICENSE("GPL and additional rights");
1305
