1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103#include <linux/version.h>
104
105#include "matroxfb_base.h"
106#include "matroxfb_misc.h"
107#include "matroxfb_accel.h"
108#include "matroxfb_DAC1064.h"
109#include "matroxfb_Ti3026.h"
110#include "matroxfb_maven.h"
111#include "matroxfb_crtc2.h"
112#include "matroxfb_g450.h"
113#include <linux/matroxfb.h>
114#include <linux/interrupt.h>
115#include <linux/nvram.h>
116#include <linux/slab.h>
117#include <linux/uaccess.h>
118
119#ifdef CONFIG_PPC_PMAC
120#include <asm/machdep.h>
121static int default_vmode = VMODE_NVRAM;
122static int default_cmode = CMODE_NVRAM;
123#endif
124
125static void matroxfb_unregister_device(struct matrox_fb_info* minfo);
126
127
128
129
130
131
132
133
134
135static struct fb_var_screeninfo vesafb_defined = {
136 640,480,640,480,
137 0,0,
138 8,
139 0,
140 {0,0,0},
141 {0,0,0},
142 {0,0,0},
143 {0,0,0},
144 0,
145 FB_ACTIVATE_NOW,
146 -1,-1,
147 FB_ACCELF_TEXT,
148 39721L,48L,16L,33L,10L,
149 96L,2L,~0,
150 FB_VMODE_NONINTERLACED,
151};
152
153
154
155
156static void update_crtc2(struct matrox_fb_info *minfo, unsigned int pos)
157{
158 struct matroxfb_dh_fb_info *info = minfo->crtc2.info;
159
160
161 if (info && (info->fbcon.var.bits_per_pixel == minfo->fbcon.var.bits_per_pixel)
162 && (info->fbcon.var.xres_virtual == minfo->fbcon.var.xres_virtual)
163 && (info->fbcon.var.green.length == minfo->fbcon.var.green.length)
164 ) {
165 switch (minfo->fbcon.var.bits_per_pixel) {
166 case 16:
167 case 32:
168 pos = pos * 8;
169 if (info->interlaced) {
170 mga_outl(0x3C2C, pos);
171 mga_outl(0x3C28, pos + minfo->fbcon.var.xres_virtual * minfo->fbcon.var.bits_per_pixel / 8);
172 } else {
173 mga_outl(0x3C28, pos);
174 }
175 break;
176 }
177 }
178}
179
180static void matroxfb_crtc1_panpos(struct matrox_fb_info *minfo)
181{
182 if (minfo->crtc1.panpos >= 0) {
183 unsigned long flags;
184 int panpos;
185
186 matroxfb_DAC_lock_irqsave(flags);
187 panpos = minfo->crtc1.panpos;
188 if (panpos >= 0) {
189 unsigned int extvga_reg;
190
191 minfo->crtc1.panpos = -1;
192 extvga_reg = mga_inb(M_EXTVGA_INDEX);
193 mga_setr(M_EXTVGA_INDEX, 0x00, panpos);
194 if (extvga_reg != 0x00) {
195 mga_outb(M_EXTVGA_INDEX, extvga_reg);
196 }
197 }
198 matroxfb_DAC_unlock_irqrestore(flags);
199 }
200}
201
202static irqreturn_t matrox_irq(int irq, void *dev_id)
203{
204 u_int32_t status;
205 int handled = 0;
206 struct matrox_fb_info *minfo = dev_id;
207
208 status = mga_inl(M_STATUS);
209
210 if (status & 0x20) {
211 mga_outl(M_ICLEAR, 0x20);
212 minfo->crtc1.vsync.cnt++;
213 matroxfb_crtc1_panpos(minfo);
214 wake_up_interruptible(&minfo->crtc1.vsync.wait);
215 handled = 1;
216 }
217 if (status & 0x200) {
218 mga_outl(M_ICLEAR, 0x200);
219 minfo->crtc2.vsync.cnt++;
220 wake_up_interruptible(&minfo->crtc2.vsync.wait);
221 handled = 1;
222 }
223 return IRQ_RETVAL(handled);
224}
225
226int matroxfb_enable_irq(struct matrox_fb_info *minfo, int reenable)
227{
228 u_int32_t bm;
229
230 if (minfo->devflags.accelerator == FB_ACCEL_MATROX_MGAG400)
231 bm = 0x220;
232 else
233 bm = 0x020;
234
235 if (!test_and_set_bit(0, &minfo->irq_flags)) {
236 if (request_irq(minfo->pcidev->irq, matrox_irq,
237 IRQF_SHARED, "matroxfb", minfo)) {
238 clear_bit(0, &minfo->irq_flags);
239 return -EINVAL;
240 }
241
242 mga_outl(M_ICLEAR, bm);
243 mga_outl(M_IEN, mga_inl(M_IEN) | bm);
244 } else if (reenable) {
245 u_int32_t ien;
246
247 ien = mga_inl(M_IEN);
248 if ((ien & bm) != bm) {
249 printk(KERN_DEBUG "matroxfb: someone disabled IRQ [%08X]\n", ien);
250 mga_outl(M_IEN, ien | bm);
251 }
252 }
253 return 0;
254}
255
256static void matroxfb_disable_irq(struct matrox_fb_info *minfo)
257{
258 if (test_and_clear_bit(0, &minfo->irq_flags)) {
259
260 matroxfb_crtc1_panpos(minfo);
261 if (minfo->devflags.accelerator == FB_ACCEL_MATROX_MGAG400)
262 mga_outl(M_IEN, mga_inl(M_IEN) & ~0x220);
263 else
264 mga_outl(M_IEN, mga_inl(M_IEN) & ~0x20);
265 free_irq(minfo->pcidev->irq, minfo);
266 }
267}
268
269int matroxfb_wait_for_sync(struct matrox_fb_info *minfo, u_int32_t crtc)
270{
271 struct matrox_vsync *vs;
272 unsigned int cnt;
273 int ret;
274
275 switch (crtc) {
276 case 0:
277 vs = &minfo->crtc1.vsync;
278 break;
279 case 1:
280 if (minfo->devflags.accelerator != FB_ACCEL_MATROX_MGAG400) {
281 return -ENODEV;
282 }
283 vs = &minfo->crtc2.vsync;
284 break;
285 default:
286 return -ENODEV;
287 }
288 ret = matroxfb_enable_irq(minfo, 0);
289 if (ret) {
290 return ret;
291 }
292
293 cnt = vs->cnt;
294 ret = wait_event_interruptible_timeout(vs->wait, cnt != vs->cnt, HZ/10);
295 if (ret < 0) {
296 return ret;
297 }
298 if (ret == 0) {
299 matroxfb_enable_irq(minfo, 1);
300 return -ETIMEDOUT;
301 }
302 return 0;
303}
304
305
306
307static void matrox_pan_var(struct matrox_fb_info *minfo,
308 struct fb_var_screeninfo *var)
309{
310 unsigned int pos;
311 unsigned short p0, p1, p2;
312 unsigned int p3;
313 int vbl;
314 unsigned long flags;
315
316 CRITFLAGS
317
318 DBG(__func__)
319
320 if (minfo->dead)
321 return;
322
323 minfo->fbcon.var.xoffset = var->xoffset;
324 minfo->fbcon.var.yoffset = var->yoffset;
325 pos = (minfo->fbcon.var.yoffset * minfo->fbcon.var.xres_virtual + minfo->fbcon.var.xoffset) * minfo->curr.final_bppShift / 32;
326 pos += minfo->curr.ydstorg.chunks;
327 p0 = minfo->hw.CRTC[0x0D] = pos & 0xFF;
328 p1 = minfo->hw.CRTC[0x0C] = (pos & 0xFF00) >> 8;
329 p2 = minfo->hw.CRTCEXT[0] = (minfo->hw.CRTCEXT[0] & 0xB0) | ((pos >> 16) & 0x0F) | ((pos >> 14) & 0x40);
330 p3 = minfo->hw.CRTCEXT[8] = pos >> 21;
331
332
333 vbl = (var->activate & FB_ACTIVATE_VBL) && (matroxfb_enable_irq(minfo, 0) == 0);
334
335 CRITBEGIN
336
337 matroxfb_DAC_lock_irqsave(flags);
338 mga_setr(M_CRTC_INDEX, 0x0D, p0);
339 mga_setr(M_CRTC_INDEX, 0x0C, p1);
340 if (minfo->devflags.support32MB)
341 mga_setr(M_EXTVGA_INDEX, 0x08, p3);
342 if (vbl) {
343 minfo->crtc1.panpos = p2;
344 } else {
345
346 minfo->crtc1.panpos = -1;
347 mga_setr(M_EXTVGA_INDEX, 0x00, p2);
348 }
349 matroxfb_DAC_unlock_irqrestore(flags);
350
351 update_crtc2(minfo, pos);
352
353 CRITEND
354}
355
356static void matroxfb_remove(struct matrox_fb_info *minfo, int dummy)
357{
358
359
360
361
362
363
364
365
366 minfo->dead = 1;
367 if (minfo->usecount) {
368
369 return;
370 }
371 matroxfb_unregister_device(minfo);
372 unregister_framebuffer(&minfo->fbcon);
373 matroxfb_g450_shutdown(minfo);
374 arch_phys_wc_del(minfo->wc_cookie);
375 iounmap(minfo->mmio.vbase.vaddr);
376 iounmap(minfo->video.vbase.vaddr);
377 release_mem_region(minfo->video.base, minfo->video.len_maximum);
378 release_mem_region(minfo->mmio.base, 16384);
379 kfree(minfo);
380}
381
382
383
384
385
386static int matroxfb_open(struct fb_info *info, int user)
387{
388 struct matrox_fb_info *minfo = info2minfo(info);
389
390 DBG_LOOP(__func__)
391
392 if (minfo->dead) {
393 return -ENXIO;
394 }
395 minfo->usecount++;
396 if (user) {
397 minfo->userusecount++;
398 }
399 return(0);
400}
401
402static int matroxfb_release(struct fb_info *info, int user)
403{
404 struct matrox_fb_info *minfo = info2minfo(info);
405
406 DBG_LOOP(__func__)
407
408 if (user) {
409 if (0 == --minfo->userusecount) {
410 matroxfb_disable_irq(minfo);
411 }
412 }
413 if (!(--minfo->usecount) && minfo->dead) {
414 matroxfb_remove(minfo, 0);
415 }
416 return(0);
417}
418
419static int matroxfb_pan_display(struct fb_var_screeninfo *var,
420 struct fb_info* info) {
421 struct matrox_fb_info *minfo = info2minfo(info);
422
423 DBG(__func__)
424
425 matrox_pan_var(minfo, var);
426 return 0;
427}
428
429static int matroxfb_get_final_bppShift(const struct matrox_fb_info *minfo,
430 int bpp)
431{
432 int bppshft2;
433
434 DBG(__func__)
435
436 bppshft2 = bpp;
437 if (!bppshft2) {
438 return 8;
439 }
440 if (isInterleave(minfo))
441 bppshft2 >>= 1;
442 if (minfo->devflags.video64bits)
443 bppshft2 >>= 1;
444 return bppshft2;
445}
446
447static int matroxfb_test_and_set_rounding(const struct matrox_fb_info *minfo,
448 int xres, int bpp)
449{
450 int over;
451 int rounding;
452
453 DBG(__func__)
454
455 switch (bpp) {
456 case 0: return xres;
457 case 4: rounding = 128;
458 break;
459 case 8: rounding = 64;
460 break;
461 case 16: rounding = 32;
462 break;
463 case 24: rounding = 64;
464 break;
465 default: rounding = 16;
466
467 if (minfo->devflags.accelerator == FB_ACCEL_MATROX_MGAG400)
468 rounding = 32;
469 break;
470 }
471 if (isInterleave(minfo)) {
472 rounding *= 2;
473 }
474 over = xres % rounding;
475 if (over)
476 xres += rounding-over;
477 return xres;
478}
479
480static int matroxfb_pitch_adjust(const struct matrox_fb_info *minfo, int xres,
481 int bpp)
482{
483 const int* width;
484 int xres_new;
485
486 DBG(__func__)
487
488 if (!bpp) return xres;
489
490 width = minfo->capable.vxres;
491
492 if (minfo->devflags.precise_width) {
493 while (*width) {
494 if ((*width >= xres) && (matroxfb_test_and_set_rounding(minfo, *width, bpp) == *width)) {
495 break;
496 }
497 width++;
498 }
499 xres_new = *width;
500 } else {
501 xres_new = matroxfb_test_and_set_rounding(minfo, xres, bpp);
502 }
503 return xres_new;
504}
505
506static int matroxfb_get_cmap_len(struct fb_var_screeninfo *var) {
507
508 DBG(__func__)
509
510 switch (var->bits_per_pixel) {
511 case 4:
512 return 16;
513 case 8:
514 return 256;
515 case 16:
516 return 16;
517
518 case 24:
519 return 16;
520
521 case 32:
522 return 16;
523
524 }
525 return 16;
526}
527
528static int matroxfb_decode_var(const struct matrox_fb_info *minfo,
529 struct fb_var_screeninfo *var, int *visual,
530 int *video_cmap_len, unsigned int* ydstorg)
531{
532 struct RGBT {
533 unsigned char bpp;
534 struct {
535 unsigned char offset,
536 length;
537 } red,
538 green,
539 blue,
540 transp;
541 signed char visual;
542 };
543 static const struct RGBT table[]= {
544 { 8,{ 0,8},{0,8},{0,8},{ 0,0},MX_VISUAL_PSEUDOCOLOR},
545 {15,{10,5},{5,5},{0,5},{15,1},MX_VISUAL_DIRECTCOLOR},
546 {16,{11,5},{5,6},{0,5},{ 0,0},MX_VISUAL_DIRECTCOLOR},
547 {24,{16,8},{8,8},{0,8},{ 0,0},MX_VISUAL_DIRECTCOLOR},
548 {32,{16,8},{8,8},{0,8},{24,8},MX_VISUAL_DIRECTCOLOR}
549 };
550 struct RGBT const *rgbt;
551 unsigned int bpp = var->bits_per_pixel;
552 unsigned int vramlen;
553 unsigned int memlen;
554
555 DBG(__func__)
556
557 switch (bpp) {
558 case 4: if (!minfo->capable.cfb4) return -EINVAL;
559 break;
560 case 8: break;
561 case 16: break;
562 case 24: break;
563 case 32: break;
564 default: return -EINVAL;
565 }
566 *ydstorg = 0;
567 vramlen = minfo->video.len_usable;
568 if (var->yres_virtual < var->yres)
569 var->yres_virtual = var->yres;
570 if (var->xres_virtual < var->xres)
571 var->xres_virtual = var->xres;
572
573 var->xres_virtual = matroxfb_pitch_adjust(minfo, var->xres_virtual, bpp);
574 memlen = var->xres_virtual * bpp * var->yres_virtual / 8;
575 if (memlen > vramlen) {
576 var->yres_virtual = vramlen * 8 / (var->xres_virtual * bpp);
577 memlen = var->xres_virtual * bpp * var->yres_virtual / 8;
578 }
579
580
581
582 if (!minfo->capable.cross4MB && (memlen > 0x400000)) {
583 if (bpp == 24) {
584
585 } else {
586 unsigned int linelen;
587 unsigned int m1 = linelen = var->xres_virtual * bpp / 8;
588 unsigned int m2 = PAGE_SIZE;
589 unsigned int max_yres;
590
591 while (m1) {
592 while (m2 >= m1) m2 -= m1;
593 swap(m1, m2);
594 }
595 m2 = linelen * PAGE_SIZE / m2;
596 *ydstorg = m2 = 0x400000 % m2;
597 max_yres = (vramlen - m2) / linelen;
598 if (var->yres_virtual > max_yres)
599 var->yres_virtual = max_yres;
600 }
601 }
602
603 if (var->yres_virtual > 32767)
604 var->yres_virtual = 32767;
605
606
607 if (var->yres_virtual < var->yres)
608 var->yres = var->yres_virtual;
609 if (var->xres_virtual < var->xres)
610 var->xres = var->xres_virtual;
611 if (var->xoffset + var->xres > var->xres_virtual)
612 var->xoffset = var->xres_virtual - var->xres;
613 if (var->yoffset + var->yres > var->yres_virtual)
614 var->yoffset = var->yres_virtual - var->yres;
615
616 if (bpp == 16 && var->green.length == 5) {
617 bpp--;
618 }
619
620 for (rgbt = table; rgbt->bpp < bpp; rgbt++);
621#define SETCLR(clr)\
622 var->clr.offset = rgbt->clr.offset;\
623 var->clr.length = rgbt->clr.length
624 SETCLR(red);
625 SETCLR(green);
626 SETCLR(blue);
627 SETCLR(transp);
628#undef SETCLR
629 *visual = rgbt->visual;
630
631 if (bpp > 8)
632 dprintk("matroxfb: truecolor: "
633 "size=%d:%d:%d:%d, shift=%d:%d:%d:%d\n",
634 var->transp.length, var->red.length, var->green.length, var->blue.length,
635 var->transp.offset, var->red.offset, var->green.offset, var->blue.offset);
636
637 *video_cmap_len = matroxfb_get_cmap_len(var);
638 dprintk(KERN_INFO "requested %d*%d/%dbpp (%d*%d)\n", var->xres, var->yres, var->bits_per_pixel,
639 var->xres_virtual, var->yres_virtual);
640 return 0;
641}
642
643static int matroxfb_setcolreg(unsigned regno, unsigned red, unsigned green,
644 unsigned blue, unsigned transp,
645 struct fb_info *fb_info)
646{
647 struct matrox_fb_info* minfo = container_of(fb_info, struct matrox_fb_info, fbcon);
648
649 DBG(__func__)
650
651
652
653
654
655
656
657
658 if (regno >= minfo->curr.cmap_len)
659 return 1;
660
661 if (minfo->fbcon.var.grayscale) {
662
663 red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
664 }
665
666 red = CNVT_TOHW(red, minfo->fbcon.var.red.length);
667 green = CNVT_TOHW(green, minfo->fbcon.var.green.length);
668 blue = CNVT_TOHW(blue, minfo->fbcon.var.blue.length);
669 transp = CNVT_TOHW(transp, minfo->fbcon.var.transp.length);
670
671 switch (minfo->fbcon.var.bits_per_pixel) {
672 case 4:
673 case 8:
674 mga_outb(M_DAC_REG, regno);
675 mga_outb(M_DAC_VAL, red);
676 mga_outb(M_DAC_VAL, green);
677 mga_outb(M_DAC_VAL, blue);
678 break;
679 case 16:
680 if (regno >= 16)
681 break;
682 {
683 u_int16_t col =
684 (red << minfo->fbcon.var.red.offset) |
685 (green << minfo->fbcon.var.green.offset) |
686 (blue << minfo->fbcon.var.blue.offset) |
687 (transp << minfo->fbcon.var.transp.offset);
688 minfo->cmap[regno] = col | (col << 16);
689 }
690 break;
691 case 24:
692 case 32:
693 if (regno >= 16)
694 break;
695 minfo->cmap[regno] =
696 (red << minfo->fbcon.var.red.offset) |
697 (green << minfo->fbcon.var.green.offset) |
698 (blue << minfo->fbcon.var.blue.offset) |
699 (transp << minfo->fbcon.var.transp.offset);
700 break;
701 }
702 return 0;
703}
704
705static void matroxfb_init_fix(struct matrox_fb_info *minfo)
706{
707 struct fb_fix_screeninfo *fix = &minfo->fbcon.fix;
708 DBG(__func__)
709
710 strcpy(fix->id,"MATROX");
711
712 fix->xpanstep = 8;
713 fix->ypanstep = 1;
714 fix->ywrapstep = 0;
715 fix->mmio_start = minfo->mmio.base;
716 fix->mmio_len = minfo->mmio.len;
717 fix->accel = minfo->devflags.accelerator;
718}
719
720static void matroxfb_update_fix(struct matrox_fb_info *minfo)
721{
722 struct fb_fix_screeninfo *fix = &minfo->fbcon.fix;
723 DBG(__func__)
724
725 mutex_lock(&minfo->fbcon.mm_lock);
726 fix->smem_start = minfo->video.base + minfo->curr.ydstorg.bytes;
727 fix->smem_len = minfo->video.len_usable - minfo->curr.ydstorg.bytes;
728 mutex_unlock(&minfo->fbcon.mm_lock);
729}
730
731static int matroxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
732{
733 int err;
734 int visual;
735 int cmap_len;
736 unsigned int ydstorg;
737 struct matrox_fb_info *minfo = info2minfo(info);
738
739 if (minfo->dead) {
740 return -ENXIO;
741 }
742 if ((err = matroxfb_decode_var(minfo, var, &visual, &cmap_len, &ydstorg)) != 0)
743 return err;
744 return 0;
745}
746
747static int matroxfb_set_par(struct fb_info *info)
748{
749 int err;
750 int visual;
751 int cmap_len;
752 unsigned int ydstorg;
753 struct fb_var_screeninfo *var;
754 struct matrox_fb_info *minfo = info2minfo(info);
755
756 DBG(__func__)
757
758 if (minfo->dead) {
759 return -ENXIO;
760 }
761
762 var = &info->var;
763 if ((err = matroxfb_decode_var(minfo, var, &visual, &cmap_len, &ydstorg)) != 0)
764 return err;
765 minfo->fbcon.screen_base = vaddr_va(minfo->video.vbase) + ydstorg;
766 matroxfb_update_fix(minfo);
767 minfo->fbcon.fix.visual = visual;
768 minfo->fbcon.fix.type = FB_TYPE_PACKED_PIXELS;
769 minfo->fbcon.fix.type_aux = 0;
770 minfo->fbcon.fix.line_length = (var->xres_virtual * var->bits_per_pixel) >> 3;
771 {
772 unsigned int pos;
773
774 minfo->curr.cmap_len = cmap_len;
775 ydstorg += minfo->devflags.ydstorg;
776 minfo->curr.ydstorg.bytes = ydstorg;
777 minfo->curr.ydstorg.chunks = ydstorg >> (isInterleave(minfo) ? 3 : 2);
778 if (var->bits_per_pixel == 4)
779 minfo->curr.ydstorg.pixels = ydstorg;
780 else
781 minfo->curr.ydstorg.pixels = (ydstorg * 8) / var->bits_per_pixel;
782 minfo->curr.final_bppShift = matroxfb_get_final_bppShift(minfo, var->bits_per_pixel);
783 { struct my_timming mt;
784 struct matrox_hw_state* hw;
785 int out;
786
787 matroxfb_var2my(var, &mt);
788 mt.crtc = MATROXFB_SRC_CRTC1;
789
790 switch (var->bits_per_pixel) {
791 case 0: mt.delay = 31 + 0; break;
792 case 16: mt.delay = 21 + 8; break;
793 case 24: mt.delay = 17 + 8; break;
794 case 32: mt.delay = 16 + 8; break;
795 default: mt.delay = 31 + 8; break;
796 }
797
798 hw = &minfo->hw;
799
800 down_read(&minfo->altout.lock);
801 for (out = 0; out < MATROXFB_MAX_OUTPUTS; out++) {
802 if (minfo->outputs[out].src == MATROXFB_SRC_CRTC1 &&
803 minfo->outputs[out].output->compute) {
804 minfo->outputs[out].output->compute(minfo->outputs[out].data, &mt);
805 }
806 }
807 up_read(&minfo->altout.lock);
808 minfo->crtc1.pixclock = mt.pixclock;
809 minfo->crtc1.mnp = mt.mnp;
810 minfo->hw_switch->init(minfo, &mt);
811 pos = (var->yoffset * var->xres_virtual + var->xoffset) * minfo->curr.final_bppShift / 32;
812 pos += minfo->curr.ydstorg.chunks;
813
814 hw->CRTC[0x0D] = pos & 0xFF;
815 hw->CRTC[0x0C] = (pos & 0xFF00) >> 8;
816 hw->CRTCEXT[0] = (hw->CRTCEXT[0] & 0xF0) | ((pos >> 16) & 0x0F) | ((pos >> 14) & 0x40);
817 hw->CRTCEXT[8] = pos >> 21;
818 minfo->hw_switch->restore(minfo);
819 update_crtc2(minfo, pos);
820 down_read(&minfo->altout.lock);
821 for (out = 0; out < MATROXFB_MAX_OUTPUTS; out++) {
822 if (minfo->outputs[out].src == MATROXFB_SRC_CRTC1 &&
823 minfo->outputs[out].output->program) {
824 minfo->outputs[out].output->program(minfo->outputs[out].data);
825 }
826 }
827 for (out = 0; out < MATROXFB_MAX_OUTPUTS; out++) {
828 if (minfo->outputs[out].src == MATROXFB_SRC_CRTC1 &&
829 minfo->outputs[out].output->start) {
830 minfo->outputs[out].output->start(minfo->outputs[out].data);
831 }
832 }
833 up_read(&minfo->altout.lock);
834 matrox_cfbX_init(minfo);
835 }
836 }
837 minfo->initialized = 1;
838 return 0;
839}
840
841static int matroxfb_get_vblank(struct matrox_fb_info *minfo,
842 struct fb_vblank *vblank)
843{
844 unsigned int sts1;
845
846 matroxfb_enable_irq(minfo, 0);
847 memset(vblank, 0, sizeof(*vblank));
848 vblank->flags = FB_VBLANK_HAVE_VCOUNT | FB_VBLANK_HAVE_VSYNC |
849 FB_VBLANK_HAVE_VBLANK | FB_VBLANK_HAVE_HBLANK;
850 sts1 = mga_inb(M_INSTS1);
851 vblank->vcount = mga_inl(M_VCOUNT);
852
853
854
855 if (sts1 & 1)
856 vblank->flags |= FB_VBLANK_HBLANKING;
857 if (sts1 & 8)
858 vblank->flags |= FB_VBLANK_VSYNCING;
859 if (vblank->vcount >= minfo->fbcon.var.yres)
860 vblank->flags |= FB_VBLANK_VBLANKING;
861 if (test_bit(0, &minfo->irq_flags)) {
862 vblank->flags |= FB_VBLANK_HAVE_COUNT;
863
864
865 vblank->count = minfo->crtc1.vsync.cnt;
866 }
867 return 0;
868}
869
870static struct matrox_altout panellink_output = {
871 .name = "Panellink output",
872};
873
874static int matroxfb_ioctl(struct fb_info *info,
875 unsigned int cmd, unsigned long arg)
876{
877 void __user *argp = (void __user *)arg;
878 struct matrox_fb_info *minfo = info2minfo(info);
879
880 DBG(__func__)
881
882 if (minfo->dead) {
883 return -ENXIO;
884 }
885
886 switch (cmd) {
887 case FBIOGET_VBLANK:
888 {
889 struct fb_vblank vblank;
890 int err;
891
892 err = matroxfb_get_vblank(minfo, &vblank);
893 if (err)
894 return err;
895 if (copy_to_user(argp, &vblank, sizeof(vblank)))
896 return -EFAULT;
897 return 0;
898 }
899 case FBIO_WAITFORVSYNC:
900 {
901 u_int32_t crt;
902
903 if (get_user(crt, (u_int32_t __user *)arg))
904 return -EFAULT;
905
906 return matroxfb_wait_for_sync(minfo, crt);
907 }
908 case MATROXFB_SET_OUTPUT_MODE:
909 {
910 struct matroxioc_output_mode mom;
911 struct matrox_altout *oproc;
912 int val;
913
914 if (copy_from_user(&mom, argp, sizeof(mom)))
915 return -EFAULT;
916 if (mom.output >= MATROXFB_MAX_OUTPUTS)
917 return -ENXIO;
918 down_read(&minfo->altout.lock);
919 oproc = minfo->outputs[mom.output].output;
920 if (!oproc) {
921 val = -ENXIO;
922 } else if (!oproc->verifymode) {
923 if (mom.mode == MATROXFB_OUTPUT_MODE_MONITOR) {
924 val = 0;
925 } else {
926 val = -EINVAL;
927 }
928 } else {
929 val = oproc->verifymode(minfo->outputs[mom.output].data, mom.mode);
930 }
931 if (!val) {
932 if (minfo->outputs[mom.output].mode != mom.mode) {
933 minfo->outputs[mom.output].mode = mom.mode;
934 val = 1;
935 }
936 }
937 up_read(&minfo->altout.lock);
938 if (val != 1)
939 return val;
940 switch (minfo->outputs[mom.output].src) {
941 case MATROXFB_SRC_CRTC1:
942 matroxfb_set_par(info);
943 break;
944 case MATROXFB_SRC_CRTC2:
945 {
946 struct matroxfb_dh_fb_info* crtc2;
947
948 down_read(&minfo->crtc2.lock);
949 crtc2 = minfo->crtc2.info;
950 if (crtc2)
951 crtc2->fbcon.fbops->fb_set_par(&crtc2->fbcon);
952 up_read(&minfo->crtc2.lock);
953 }
954 break;
955 }
956 return 0;
957 }
958 case MATROXFB_GET_OUTPUT_MODE:
959 {
960 struct matroxioc_output_mode mom;
961 struct matrox_altout *oproc;
962 int val;
963
964 if (copy_from_user(&mom, argp, sizeof(mom)))
965 return -EFAULT;
966 if (mom.output >= MATROXFB_MAX_OUTPUTS)
967 return -ENXIO;
968 down_read(&minfo->altout.lock);
969 oproc = minfo->outputs[mom.output].output;
970 if (!oproc) {
971 val = -ENXIO;
972 } else {
973 mom.mode = minfo->outputs[mom.output].mode;
974 val = 0;
975 }
976 up_read(&minfo->altout.lock);
977 if (val)
978 return val;
979 if (copy_to_user(argp, &mom, sizeof(mom)))
980 return -EFAULT;
981 return 0;
982 }
983 case MATROXFB_SET_OUTPUT_CONNECTION:
984 {
985 u_int32_t tmp;
986 int i;
987 int changes;
988
989 if (copy_from_user(&tmp, argp, sizeof(tmp)))
990 return -EFAULT;
991 for (i = 0; i < 32; i++) {
992 if (tmp & (1 << i)) {
993 if (i >= MATROXFB_MAX_OUTPUTS)
994 return -ENXIO;
995 if (!minfo->outputs[i].output)
996 return -ENXIO;
997 switch (minfo->outputs[i].src) {
998 case MATROXFB_SRC_NONE:
999 case MATROXFB_SRC_CRTC1:
1000 break;
1001 default:
1002 return -EBUSY;
1003 }
1004 }
1005 }
1006 if (minfo->devflags.panellink) {
1007 if (tmp & MATROXFB_OUTPUT_CONN_DFP) {
1008 if (tmp & MATROXFB_OUTPUT_CONN_SECONDARY)
1009 return -EINVAL;
1010 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1011 if (minfo->outputs[i].src == MATROXFB_SRC_CRTC2) {
1012 return -EBUSY;
1013 }
1014 }
1015 }
1016 }
1017 changes = 0;
1018 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1019 if (tmp & (1 << i)) {
1020 if (minfo->outputs[i].src != MATROXFB_SRC_CRTC1) {
1021 changes = 1;
1022 minfo->outputs[i].src = MATROXFB_SRC_CRTC1;
1023 }
1024 } else if (minfo->outputs[i].src == MATROXFB_SRC_CRTC1) {
1025 changes = 1;
1026 minfo->outputs[i].src = MATROXFB_SRC_NONE;
1027 }
1028 }
1029 if (!changes)
1030 return 0;
1031 matroxfb_set_par(info);
1032 return 0;
1033 }
1034 case MATROXFB_GET_OUTPUT_CONNECTION:
1035 {
1036 u_int32_t conn = 0;
1037 int i;
1038
1039 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1040 if (minfo->outputs[i].src == MATROXFB_SRC_CRTC1) {
1041 conn |= 1 << i;
1042 }
1043 }
1044 if (put_user(conn, (u_int32_t __user *)arg))
1045 return -EFAULT;
1046 return 0;
1047 }
1048 case MATROXFB_GET_AVAILABLE_OUTPUTS:
1049 {
1050 u_int32_t conn = 0;
1051 int i;
1052
1053 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1054 if (minfo->outputs[i].output) {
1055 switch (minfo->outputs[i].src) {
1056 case MATROXFB_SRC_NONE:
1057 case MATROXFB_SRC_CRTC1:
1058 conn |= 1 << i;
1059 break;
1060 }
1061 }
1062 }
1063 if (minfo->devflags.panellink) {
1064 if (conn & MATROXFB_OUTPUT_CONN_DFP)
1065 conn &= ~MATROXFB_OUTPUT_CONN_SECONDARY;
1066 if (conn & MATROXFB_OUTPUT_CONN_SECONDARY)
1067 conn &= ~MATROXFB_OUTPUT_CONN_DFP;
1068 }
1069 if (put_user(conn, (u_int32_t __user *)arg))
1070 return -EFAULT;
1071 return 0;
1072 }
1073 case MATROXFB_GET_ALL_OUTPUTS:
1074 {
1075 u_int32_t conn = 0;
1076 int i;
1077
1078 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1079 if (minfo->outputs[i].output) {
1080 conn |= 1 << i;
1081 }
1082 }
1083 if (put_user(conn, (u_int32_t __user *)arg))
1084 return -EFAULT;
1085 return 0;
1086 }
1087 case VIDIOC_QUERYCAP:
1088 {
1089 struct v4l2_capability r;
1090
1091 memset(&r, 0, sizeof(r));
1092 strcpy(r.driver, "matroxfb");
1093 strcpy(r.card, "Matrox");
1094 sprintf(r.bus_info, "PCI:%s", pci_name(minfo->pcidev));
1095 r.version = KERNEL_VERSION(1,0,0);
1096 r.capabilities = V4L2_CAP_VIDEO_OUTPUT;
1097 if (copy_to_user(argp, &r, sizeof(r)))
1098 return -EFAULT;
1099 return 0;
1100
1101 }
1102 case VIDIOC_QUERYCTRL:
1103 {
1104 struct v4l2_queryctrl qctrl;
1105 int err;
1106
1107 if (copy_from_user(&qctrl, argp, sizeof(qctrl)))
1108 return -EFAULT;
1109
1110 down_read(&minfo->altout.lock);
1111 if (!minfo->outputs[1].output) {
1112 err = -ENXIO;
1113 } else if (minfo->outputs[1].output->getqueryctrl) {
1114 err = minfo->outputs[1].output->getqueryctrl(minfo->outputs[1].data, &qctrl);
1115 } else {
1116 err = -EINVAL;
1117 }
1118 up_read(&minfo->altout.lock);
1119 if (err >= 0 &&
1120 copy_to_user(argp, &qctrl, sizeof(qctrl)))
1121 return -EFAULT;
1122 return err;
1123 }
1124 case VIDIOC_G_CTRL:
1125 {
1126 struct v4l2_control ctrl;
1127 int err;
1128
1129 if (copy_from_user(&ctrl, argp, sizeof(ctrl)))
1130 return -EFAULT;
1131
1132 down_read(&minfo->altout.lock);
1133 if (!minfo->outputs[1].output) {
1134 err = -ENXIO;
1135 } else if (minfo->outputs[1].output->getctrl) {
1136 err = minfo->outputs[1].output->getctrl(minfo->outputs[1].data, &ctrl);
1137 } else {
1138 err = -EINVAL;
1139 }
1140 up_read(&minfo->altout.lock);
1141 if (err >= 0 &&
1142 copy_to_user(argp, &ctrl, sizeof(ctrl)))
1143 return -EFAULT;
1144 return err;
1145 }
1146 case VIDIOC_S_CTRL:
1147 {
1148 struct v4l2_control ctrl;
1149 int err;
1150
1151 if (copy_from_user(&ctrl, argp, sizeof(ctrl)))
1152 return -EFAULT;
1153
1154 down_read(&minfo->altout.lock);
1155 if (!minfo->outputs[1].output) {
1156 err = -ENXIO;
1157 } else if (minfo->outputs[1].output->setctrl) {
1158 err = minfo->outputs[1].output->setctrl(minfo->outputs[1].data, &ctrl);
1159 } else {
1160 err = -EINVAL;
1161 }
1162 up_read(&minfo->altout.lock);
1163 return err;
1164 }
1165 }
1166 return -ENOTTY;
1167}
1168
1169
1170
1171static int matroxfb_blank(int blank, struct fb_info *info)
1172{
1173 int seq;
1174 int crtc;
1175 CRITFLAGS
1176 struct matrox_fb_info *minfo = info2minfo(info);
1177
1178 DBG(__func__)
1179
1180 if (minfo->dead)
1181 return 1;
1182
1183 switch (blank) {
1184 case FB_BLANK_NORMAL: seq = 0x20; crtc = 0x00; break;
1185 case FB_BLANK_VSYNC_SUSPEND: seq = 0x20; crtc = 0x10; break;
1186 case FB_BLANK_HSYNC_SUSPEND: seq = 0x20; crtc = 0x20; break;
1187 case FB_BLANK_POWERDOWN: seq = 0x20; crtc = 0x30; break;
1188 default: seq = 0x00; crtc = 0x00; break;
1189 }
1190
1191 CRITBEGIN
1192
1193 mga_outb(M_SEQ_INDEX, 1);
1194 mga_outb(M_SEQ_DATA, (mga_inb(M_SEQ_DATA) & ~0x20) | seq);
1195 mga_outb(M_EXTVGA_INDEX, 1);
1196 mga_outb(M_EXTVGA_DATA, (mga_inb(M_EXTVGA_DATA) & ~0x30) | crtc);
1197
1198 CRITEND
1199 return 0;
1200}
1201
1202static const struct fb_ops matroxfb_ops = {
1203 .owner = THIS_MODULE,
1204 .fb_open = matroxfb_open,
1205 .fb_release = matroxfb_release,
1206 .fb_check_var = matroxfb_check_var,
1207 .fb_set_par = matroxfb_set_par,
1208 .fb_setcolreg = matroxfb_setcolreg,
1209 .fb_pan_display =matroxfb_pan_display,
1210 .fb_blank = matroxfb_blank,
1211 .fb_ioctl = matroxfb_ioctl,
1212
1213
1214
1215
1216};
1217
1218#define RSDepth(X) (((X) >> 8) & 0x0F)
1219#define RS8bpp 0x1
1220#define RS15bpp 0x2
1221#define RS16bpp 0x3
1222#define RS32bpp 0x4
1223#define RS4bpp 0x5
1224#define RS24bpp 0x6
1225#define RSText 0x7
1226#define RSText8 0x8
1227
1228static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {
1229 { { 0, 8, 0}, { 0, 8, 0}, { 0, 8, 0}, { 0, 0, 0}, 8 },
1230 { { 10, 5, 0}, { 5, 5, 0}, { 0, 5, 0}, { 15, 1, 0}, 16 },
1231 { { 11, 5, 0}, { 5, 6, 0}, { 0, 5, 0}, { 0, 0, 0}, 16 },
1232 { { 16, 8, 0}, { 8, 8, 0}, { 0, 8, 0}, { 24, 8, 0}, 32 },
1233 { { 0, 8, 0}, { 0, 8, 0}, { 0, 8, 0}, { 0, 0, 0}, 4 },
1234 { { 16, 8, 0}, { 8, 8, 0}, { 0, 8, 0}, { 0, 0, 0}, 24 },
1235 { { 0, 6, 0}, { 0, 6, 0}, { 0, 6, 0}, { 0, 0, 0}, 0 },
1236 { { 0, 6, 0}, { 0, 6, 0}, { 0, 6, 0}, { 0, 0, 0}, 0 },
1237};
1238
1239
1240static unsigned int mem;
1241static int option_precise_width = 1;
1242static int inv24;
1243static int cross4MB = -1;
1244static int disabled;
1245static int noaccel;
1246static int nopan;
1247static int no_pci_retry;
1248static int novga;
1249static int nobios;
1250static int noinit = 1;
1251static int inverse;
1252static int sgram;
1253static int mtrr = 1;
1254static int grayscale;
1255static int dev = -1;
1256static unsigned int vesa = ~0;
1257static int depth = -1;
1258static unsigned int xres;
1259static unsigned int yres;
1260static unsigned int upper = ~0;
1261static unsigned int lower = ~0;
1262static unsigned int vslen;
1263static unsigned int left = ~0;
1264static unsigned int right = ~0;
1265static unsigned int hslen;
1266static unsigned int pixclock;
1267static int sync = -1;
1268static unsigned int fv;
1269static unsigned int fh;
1270static unsigned int maxclk;
1271static int dfp;
1272static int dfp_type = -1;
1273static int memtype = -1;
1274static char outputs[8];
1275
1276#ifndef MODULE
1277static char videomode[64];
1278#endif
1279
1280static int matroxfb_getmemory(struct matrox_fb_info *minfo,
1281 unsigned int maxSize, unsigned int *realSize)
1282{
1283 vaddr_t vm;
1284 unsigned int offs;
1285 unsigned int offs2;
1286 unsigned char orig;
1287 unsigned char bytes[32];
1288 unsigned char* tmp;
1289
1290 DBG(__func__)
1291
1292 vm = minfo->video.vbase;
1293 maxSize &= ~0x1FFFFF;
1294
1295 if (maxSize < 0x0200000) return 0;
1296 if (maxSize > 0x2000000) maxSize = 0x2000000;
1297
1298 mga_outb(M_EXTVGA_INDEX, 0x03);
1299 orig = mga_inb(M_EXTVGA_DATA);
1300 mga_outb(M_EXTVGA_DATA, orig | 0x80);
1301
1302 tmp = bytes;
1303 for (offs = 0x100000; offs < maxSize; offs += 0x200000)
1304 *tmp++ = mga_readb(vm, offs);
1305 for (offs = 0x100000; offs < maxSize; offs += 0x200000)
1306 mga_writeb(vm, offs, 0x02);
1307 mga_outb(M_CACHEFLUSH, 0x00);
1308 for (offs = 0x100000; offs < maxSize; offs += 0x200000) {
1309 if (mga_readb(vm, offs) != 0x02)
1310 break;
1311 mga_writeb(vm, offs, mga_readb(vm, offs) - 0x02);
1312 if (mga_readb(vm, offs))
1313 break;
1314 }
1315 tmp = bytes;
1316 for (offs2 = 0x100000; offs2 < maxSize; offs2 += 0x200000)
1317 mga_writeb(vm, offs2, *tmp++);
1318
1319 mga_outb(M_EXTVGA_INDEX, 0x03);
1320 mga_outb(M_EXTVGA_DATA, orig);
1321
1322 *realSize = offs - 0x100000;
1323#ifdef CONFIG_FB_MATROX_MILLENIUM
1324 minfo->interleave = !(!isMillenium(minfo) || ((offs - 0x100000) & 0x3FFFFF));
1325#endif
1326 return 1;
1327}
1328
1329struct video_board {
1330 int maxvram;
1331 int maxdisplayable;
1332 int accelID;
1333 struct matrox_switch* lowlevel;
1334 };
1335#ifdef CONFIG_FB_MATROX_MILLENIUM
1336static struct video_board vbMillennium = {
1337 .maxvram = 0x0800000,
1338 .maxdisplayable = 0x0800000,
1339 .accelID = FB_ACCEL_MATROX_MGA2064W,
1340 .lowlevel = &matrox_millennium
1341};
1342
1343static struct video_board vbMillennium2 = {
1344 .maxvram = 0x1000000,
1345 .maxdisplayable = 0x0800000,
1346 .accelID = FB_ACCEL_MATROX_MGA2164W,
1347 .lowlevel = &matrox_millennium
1348};
1349
1350static struct video_board vbMillennium2A = {
1351 .maxvram = 0x1000000,
1352 .maxdisplayable = 0x0800000,
1353 .accelID = FB_ACCEL_MATROX_MGA2164W_AGP,
1354 .lowlevel = &matrox_millennium
1355};
1356#endif
1357#ifdef CONFIG_FB_MATROX_MYSTIQUE
1358static struct video_board vbMystique = {
1359 .maxvram = 0x0800000,
1360 .maxdisplayable = 0x0800000,
1361 .accelID = FB_ACCEL_MATROX_MGA1064SG,
1362 .lowlevel = &matrox_mystique
1363};
1364#endif
1365#ifdef CONFIG_FB_MATROX_G
1366static struct video_board vbG100 = {
1367 .maxvram = 0x0800000,
1368 .maxdisplayable = 0x0800000,
1369 .accelID = FB_ACCEL_MATROX_MGAG100,
1370 .lowlevel = &matrox_G100
1371};
1372
1373static struct video_board vbG200 = {
1374 .maxvram = 0x1000000,
1375 .maxdisplayable = 0x1000000,
1376 .accelID = FB_ACCEL_MATROX_MGAG200,
1377 .lowlevel = &matrox_G100
1378};
1379
1380
1381static struct video_board vbG400 = {
1382 .maxvram = 0x2000000,
1383 .maxdisplayable = 0x1000000,
1384 .accelID = FB_ACCEL_MATROX_MGAG400,
1385 .lowlevel = &matrox_G100
1386};
1387#endif
1388
1389#define DEVF_VIDEO64BIT 0x0001
1390#define DEVF_SWAPS 0x0002
1391#define DEVF_SRCORG 0x0004
1392#define DEVF_DUALHEAD 0x0008
1393#define DEVF_CROSS4MB 0x0010
1394#define DEVF_TEXT4B 0x0020
1395
1396
1397#define DEVF_SUPPORT32MB 0x0100
1398#define DEVF_ANY_VXRES 0x0200
1399#define DEVF_TEXT16B 0x0400
1400#define DEVF_CRTC2 0x0800
1401#define DEVF_MAVEN_CAPABLE 0x1000
1402#define DEVF_PANELLINK_CAPABLE 0x2000
1403#define DEVF_G450DAC 0x4000
1404
1405#define DEVF_GCORE (DEVF_VIDEO64BIT | DEVF_SWAPS | DEVF_CROSS4MB)
1406#define DEVF_G2CORE (DEVF_GCORE | DEVF_ANY_VXRES | DEVF_MAVEN_CAPABLE | DEVF_PANELLINK_CAPABLE | DEVF_SRCORG | DEVF_DUALHEAD)
1407#define DEVF_G100 (DEVF_GCORE)
1408#define DEVF_G200 (DEVF_G2CORE)
1409#define DEVF_G400 (DEVF_G2CORE | DEVF_SUPPORT32MB | DEVF_TEXT16B | DEVF_CRTC2)
1410
1411#define DEVF_G450 (DEVF_GCORE | DEVF_ANY_VXRES | DEVF_SUPPORT32MB | DEVF_TEXT16B | DEVF_CRTC2 | DEVF_G450DAC | DEVF_SRCORG | DEVF_DUALHEAD)
1412#define DEVF_G550 (DEVF_G450)
1413
1414static struct board {
1415 unsigned short vendor, device, rev, svid, sid;
1416 unsigned int flags;
1417 unsigned int maxclk;
1418 enum mga_chip chip;
1419 struct video_board* base;
1420 const char* name;
1421 } dev_list[] = {
1422#ifdef CONFIG_FB_MATROX_MILLENIUM
1423 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL, 0xFF,
1424 0, 0,
1425 DEVF_TEXT4B,
1426 230000,
1427 MGA_2064,
1428 &vbMillennium,
1429 "Millennium (PCI)"},
1430 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2, 0xFF,
1431 0, 0,
1432 DEVF_SWAPS,
1433 220000,
1434 MGA_2164,
1435 &vbMillennium2,
1436 "Millennium II (PCI)"},
1437 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2_AGP, 0xFF,
1438 0, 0,
1439 DEVF_SWAPS,
1440 250000,
1441 MGA_2164,
1442 &vbMillennium2A,
1443 "Millennium II (AGP)"},
1444#endif
1445#ifdef CONFIG_FB_MATROX_MYSTIQUE
1446 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS, 0x02,
1447 0, 0,
1448 DEVF_VIDEO64BIT | DEVF_CROSS4MB,
1449 180000,
1450 MGA_1064,
1451 &vbMystique,
1452 "Mystique (PCI)"},
1453 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS, 0xFF,
1454 0, 0,
1455 DEVF_VIDEO64BIT | DEVF_SWAPS | DEVF_CROSS4MB,
1456 220000,
1457 MGA_1164,
1458 &vbMystique,
1459 "Mystique 220 (PCI)"},
1460 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS_AGP, 0x02,
1461 0, 0,
1462 DEVF_VIDEO64BIT | DEVF_CROSS4MB,
1463 180000,
1464 MGA_1064,
1465 &vbMystique,
1466 "Mystique (AGP)"},
1467 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS_AGP, 0xFF,
1468 0, 0,
1469 DEVF_VIDEO64BIT | DEVF_SWAPS | DEVF_CROSS4MB,
1470 220000,
1471 MGA_1164,
1472 &vbMystique,
1473 "Mystique 220 (AGP)"},
1474#endif
1475#ifdef CONFIG_FB_MATROX_G
1476 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_MM, 0xFF,
1477 0, 0,
1478 DEVF_G100,
1479 230000,
1480 MGA_G100,
1481 &vbG100,
1482 "MGA-G100 (PCI)"},
1483 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_AGP, 0xFF,
1484 0, 0,
1485 DEVF_G100,
1486 230000,
1487 MGA_G100,
1488 &vbG100,
1489 "MGA-G100 (AGP)"},
1490 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_PCI, 0xFF,
1491 0, 0,
1492 DEVF_G200,
1493 250000,
1494 MGA_G200,
1495 &vbG200,
1496 "MGA-G200 (PCI)"},
1497 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1498 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_GENERIC,
1499 DEVF_G200,
1500 220000,
1501 MGA_G200,
1502 &vbG200,
1503 "MGA-G200 (AGP)"},
1504 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1505 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MYSTIQUE_G200_AGP,
1506 DEVF_G200,
1507 230000,
1508 MGA_G200,
1509 &vbG200,
1510 "Mystique G200 (AGP)"},
1511 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1512 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MILLENIUM_G200_AGP,
1513 DEVF_G200,
1514 250000,
1515 MGA_G200,
1516 &vbG200,
1517 "Millennium G200 (AGP)"},
1518 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1519 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MARVEL_G200_AGP,
1520 DEVF_G200,
1521 230000,
1522 MGA_G200,
1523 &vbG200,
1524 "Marvel G200 (AGP)"},
1525 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1526 PCI_SS_VENDOR_ID_SIEMENS_NIXDORF, PCI_SS_ID_SIEMENS_MGA_G200_AGP,
1527 DEVF_G200,
1528 230000,
1529 MGA_G200,
1530 &vbG200,
1531 "MGA-G200 (AGP)"},
1532 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1533 0, 0,
1534 DEVF_G200,
1535 230000,
1536 MGA_G200,
1537 &vbG200,
1538 "G200 (AGP)"},
1539 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400, 0x80,
1540 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MILLENNIUM_G400_MAX_AGP,
1541 DEVF_G400,
1542 360000,
1543 MGA_G400,
1544 &vbG400,
1545 "Millennium G400 MAX (AGP)"},
1546 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400, 0x80,
1547 0, 0,
1548 DEVF_G400,
1549 300000,
1550 MGA_G400,
1551 &vbG400,
1552 "G400 (AGP)"},
1553 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400, 0xFF,
1554 0, 0,
1555 DEVF_G450,
1556 360000,
1557 MGA_G450,
1558 &vbG400,
1559 "G450"},
1560 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G550, 0xFF,
1561 0, 0,
1562 DEVF_G550,
1563 360000,
1564 MGA_G550,
1565 &vbG400,
1566 "G550"},
1567#endif
1568 {0, 0, 0xFF,
1569 0, 0,
1570 0,
1571 0,
1572 0,
1573 NULL,
1574 NULL}};
1575
1576#ifndef MODULE
1577static const struct fb_videomode defaultmode = {
1578
1579 NULL, 60, 640, 480, 39721, 40, 24, 32, 11, 96, 2,
1580 0, FB_VMODE_NONINTERLACED
1581};
1582
1583static int hotplug = 0;
1584#endif
1585
1586static void setDefaultOutputs(struct matrox_fb_info *minfo)
1587{
1588 unsigned int i;
1589 const char* ptr;
1590
1591 minfo->outputs[0].default_src = MATROXFB_SRC_CRTC1;
1592 if (minfo->devflags.g450dac) {
1593 minfo->outputs[1].default_src = MATROXFB_SRC_CRTC1;
1594 minfo->outputs[2].default_src = MATROXFB_SRC_CRTC1;
1595 } else if (dfp) {
1596 minfo->outputs[2].default_src = MATROXFB_SRC_CRTC1;
1597 }
1598 ptr = outputs;
1599 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1600 char c = *ptr++;
1601
1602 if (c == 0) {
1603 break;
1604 }
1605 if (c == '0') {
1606 minfo->outputs[i].default_src = MATROXFB_SRC_NONE;
1607 } else if (c == '1') {
1608 minfo->outputs[i].default_src = MATROXFB_SRC_CRTC1;
1609 } else if (c == '2' && minfo->devflags.crtc2) {
1610 minfo->outputs[i].default_src = MATROXFB_SRC_CRTC2;
1611 } else {
1612 printk(KERN_ERR "matroxfb: Unknown outputs setting\n");
1613 break;
1614 }
1615 }
1616
1617 outputs[0] = 0;
1618}
1619
1620static int initMatrox2(struct matrox_fb_info *minfo, struct board *b)
1621{
1622 unsigned long ctrlptr_phys = 0;
1623 unsigned long video_base_phys = 0;
1624 unsigned int memsize;
1625 int err;
1626
1627 static const struct pci_device_id intel_82437[] = {
1628 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437) },
1629 { },
1630 };
1631
1632 DBG(__func__)
1633
1634
1635 vesafb_defined.accel_flags = FB_ACCELF_TEXT;
1636
1637 minfo->hw_switch = b->base->lowlevel;
1638 minfo->devflags.accelerator = b->base->accelID;
1639 minfo->max_pixel_clock = b->maxclk;
1640
1641 printk(KERN_INFO "matroxfb: Matrox %s detected\n", b->name);
1642 minfo->capable.plnwt = 1;
1643 minfo->chip = b->chip;
1644 minfo->capable.srcorg = b->flags & DEVF_SRCORG;
1645 minfo->devflags.video64bits = b->flags & DEVF_VIDEO64BIT;
1646 if (b->flags & DEVF_TEXT4B) {
1647 minfo->devflags.vgastep = 4;
1648 minfo->devflags.textmode = 4;
1649 minfo->devflags.text_type_aux = FB_AUX_TEXT_MGA_STEP16;
1650 } else if (b->flags & DEVF_TEXT16B) {
1651 minfo->devflags.vgastep = 16;
1652 minfo->devflags.textmode = 1;
1653 minfo->devflags.text_type_aux = FB_AUX_TEXT_MGA_STEP16;
1654 } else {
1655 minfo->devflags.vgastep = 8;
1656 minfo->devflags.textmode = 1;
1657 minfo->devflags.text_type_aux = FB_AUX_TEXT_MGA_STEP8;
1658 }
1659 minfo->devflags.support32MB = (b->flags & DEVF_SUPPORT32MB) != 0;
1660 minfo->devflags.precise_width = !(b->flags & DEVF_ANY_VXRES);
1661 minfo->devflags.crtc2 = (b->flags & DEVF_CRTC2) != 0;
1662 minfo->devflags.maven_capable = (b->flags & DEVF_MAVEN_CAPABLE) != 0;
1663 minfo->devflags.dualhead = (b->flags & DEVF_DUALHEAD) != 0;
1664 minfo->devflags.dfp_type = dfp_type;
1665 minfo->devflags.g450dac = (b->flags & DEVF_G450DAC) != 0;
1666 minfo->devflags.textstep = minfo->devflags.vgastep * minfo->devflags.textmode;
1667 minfo->devflags.textvram = 65536 / minfo->devflags.textmode;
1668 setDefaultOutputs(minfo);
1669 if (b->flags & DEVF_PANELLINK_CAPABLE) {
1670 minfo->outputs[2].data = minfo;
1671 minfo->outputs[2].output = &panellink_output;
1672 minfo->outputs[2].src = minfo->outputs[2].default_src;
1673 minfo->outputs[2].mode = MATROXFB_OUTPUT_MODE_MONITOR;
1674 minfo->devflags.panellink = 1;
1675 }
1676
1677 if (minfo->capable.cross4MB < 0)
1678 minfo->capable.cross4MB = b->flags & DEVF_CROSS4MB;
1679 if (b->flags & DEVF_SWAPS) {
1680 ctrlptr_phys = pci_resource_start(minfo->pcidev, 1);
1681 video_base_phys = pci_resource_start(minfo->pcidev, 0);
1682 minfo->devflags.fbResource = PCI_BASE_ADDRESS_0;
1683 } else {
1684 ctrlptr_phys = pci_resource_start(minfo->pcidev, 0);
1685 video_base_phys = pci_resource_start(minfo->pcidev, 1);
1686 minfo->devflags.fbResource = PCI_BASE_ADDRESS_1;
1687 }
1688 err = -EINVAL;
1689 if (!ctrlptr_phys) {
1690 printk(KERN_ERR "matroxfb: control registers are not available, matroxfb disabled\n");
1691 goto fail;
1692 }
1693 if (!video_base_phys) {
1694 printk(KERN_ERR "matroxfb: video RAM is not available in PCI address space, matroxfb disabled\n");
1695 goto fail;
1696 }
1697 memsize = b->base->maxvram;
1698 if (!request_mem_region(ctrlptr_phys, 16384, "matroxfb MMIO")) {
1699 goto fail;
1700 }
1701 if (!request_mem_region(video_base_phys, memsize, "matroxfb FB")) {
1702 goto failCtrlMR;
1703 }
1704 minfo->video.len_maximum = memsize;
1705
1706 if (mem < 1024) mem *= 1024;
1707 if (mem < 0x00100000) mem *= 1024;
1708
1709 if (mem && (mem < memsize))
1710 memsize = mem;
1711 err = -ENOMEM;
1712
1713 minfo->mmio.vbase.vaddr = ioremap_nocache(ctrlptr_phys, 16384);
1714 if (!minfo->mmio.vbase.vaddr) {
1715 printk(KERN_ERR "matroxfb: cannot ioremap(%lX, 16384), matroxfb disabled\n", ctrlptr_phys);
1716 goto failVideoMR;
1717 }
1718 minfo->mmio.base = ctrlptr_phys;
1719 minfo->mmio.len = 16384;
1720 minfo->video.base = video_base_phys;
1721 minfo->video.vbase.vaddr = ioremap_wc(video_base_phys, memsize);
1722 if (!minfo->video.vbase.vaddr) {
1723 printk(KERN_ERR "matroxfb: cannot ioremap(%lX, %d), matroxfb disabled\n",
1724 video_base_phys, memsize);
1725 goto failCtrlIO;
1726 }
1727 {
1728 u_int32_t cmd;
1729 u_int32_t mga_option;
1730
1731 pci_read_config_dword(minfo->pcidev, PCI_OPTION_REG, &mga_option);
1732 pci_read_config_dword(minfo->pcidev, PCI_COMMAND, &cmd);
1733 mga_option &= 0x7FFFFFFF;
1734 mga_option |= MX_OPTION_BSWAP;
1735
1736 cmd &= ~PCI_COMMAND_VGA_PALETTE;
1737 if (pci_dev_present(intel_82437)) {
1738 if (!(mga_option & 0x20000000) && !minfo->devflags.nopciretry) {
1739 printk(KERN_WARNING "matroxfb: Disabling PCI retries due to i82437 present\n");
1740 }
1741 mga_option |= 0x20000000;
1742 minfo->devflags.nopciretry = 1;
1743 }
1744 pci_write_config_dword(minfo->pcidev, PCI_COMMAND, cmd);
1745 pci_write_config_dword(minfo->pcidev, PCI_OPTION_REG, mga_option);
1746 minfo->hw.MXoptionReg = mga_option;
1747
1748
1749
1750 pci_write_config_dword(minfo->pcidev, PCI_MGA_INDEX, 0x00003C00);
1751 }
1752
1753 err = -ENXIO;
1754 matroxfb_read_pins(minfo);
1755 if (minfo->hw_switch->preinit(minfo)) {
1756 goto failVideoIO;
1757 }
1758
1759 err = -ENOMEM;
1760 if (!matroxfb_getmemory(minfo, memsize, &minfo->video.len) || !minfo->video.len) {
1761 printk(KERN_ERR "matroxfb: cannot determine memory size\n");
1762 goto failVideoIO;
1763 }
1764 minfo->devflags.ydstorg = 0;
1765
1766 minfo->video.base = video_base_phys;
1767 minfo->video.len_usable = minfo->video.len;
1768 if (minfo->video.len_usable > b->base->maxdisplayable)
1769 minfo->video.len_usable = b->base->maxdisplayable;
1770 if (mtrr)
1771 minfo->wc_cookie = arch_phys_wc_add(video_base_phys,
1772 minfo->video.len);
1773
1774 if (!minfo->devflags.novga)
1775 request_region(0x3C0, 32, "matrox");
1776 matroxfb_g450_connect(minfo);
1777 minfo->hw_switch->reset(minfo);
1778
1779 minfo->fbcon.monspecs.hfmin = 0;
1780 minfo->fbcon.monspecs.hfmax = fh;
1781 minfo->fbcon.monspecs.vfmin = 0;
1782 minfo->fbcon.monspecs.vfmax = fv;
1783 minfo->fbcon.monspecs.dpms = 0;
1784
1785
1786 vesafb_defined.red = colors[depth-1].red;
1787 vesafb_defined.green = colors[depth-1].green;
1788 vesafb_defined.blue = colors[depth-1].blue;
1789 vesafb_defined.bits_per_pixel = colors[depth-1].bits_per_pixel;
1790 vesafb_defined.grayscale = grayscale;
1791 vesafb_defined.vmode = 0;
1792 if (noaccel)
1793 vesafb_defined.accel_flags &= ~FB_ACCELF_TEXT;
1794
1795 minfo->fbops = matroxfb_ops;
1796 minfo->fbcon.fbops = &minfo->fbops;
1797 minfo->fbcon.pseudo_palette = minfo->cmap;
1798 minfo->fbcon.flags = FBINFO_PARTIAL_PAN_OK |
1799 FBINFO_HWACCEL_COPYAREA |
1800 FBINFO_HWACCEL_FILLRECT |
1801 FBINFO_HWACCEL_IMAGEBLIT |
1802 FBINFO_HWACCEL_XPAN |
1803 FBINFO_HWACCEL_YPAN |
1804 FBINFO_READS_FAST;
1805 minfo->video.len_usable &= PAGE_MASK;
1806 fb_alloc_cmap(&minfo->fbcon.cmap, 256, 1);
1807
1808#ifndef MODULE
1809
1810 if (!hotplug) {
1811 fb_find_mode(&vesafb_defined, &minfo->fbcon, videomode[0] ? videomode : NULL,
1812 NULL, 0, &defaultmode, vesafb_defined.bits_per_pixel);
1813 }
1814#endif
1815
1816
1817 if (hslen)
1818 vesafb_defined.hsync_len = hslen;
1819 if (vslen)
1820 vesafb_defined.vsync_len = vslen;
1821 if (left != ~0)
1822 vesafb_defined.left_margin = left;
1823 if (right != ~0)
1824 vesafb_defined.right_margin = right;
1825 if (upper != ~0)
1826 vesafb_defined.upper_margin = upper;
1827 if (lower != ~0)
1828 vesafb_defined.lower_margin = lower;
1829 if (xres)
1830 vesafb_defined.xres = xres;
1831 if (yres)
1832 vesafb_defined.yres = yres;
1833 if (sync != -1)
1834 vesafb_defined.sync = sync;
1835 else if (vesafb_defined.sync == ~0) {
1836 vesafb_defined.sync = 0;
1837 if (yres < 400)
1838 vesafb_defined.sync |= FB_SYNC_HOR_HIGH_ACT;
1839 else if (yres < 480)
1840 vesafb_defined.sync |= FB_SYNC_VERT_HIGH_ACT;
1841 }
1842
1843
1844 {
1845 unsigned int tmp;
1846
1847 if (fv) {
1848 tmp = fv * (vesafb_defined.upper_margin + vesafb_defined.yres
1849 + vesafb_defined.lower_margin + vesafb_defined.vsync_len);
1850 if ((tmp < fh) || (fh == 0)) fh = tmp;
1851 }
1852 if (fh) {
1853 tmp = fh * (vesafb_defined.left_margin + vesafb_defined.xres
1854 + vesafb_defined.right_margin + vesafb_defined.hsync_len);
1855 if ((tmp < maxclk) || (maxclk == 0)) maxclk = tmp;
1856 }
1857 tmp = (maxclk + 499) / 500;
1858 if (tmp) {
1859 tmp = (2000000000 + tmp) / tmp;
1860 if (tmp > pixclock) pixclock = tmp;
1861 }
1862 }
1863 if (pixclock) {
1864 if (pixclock < 2000)
1865 pixclock = 4000;
1866 if (pixclock > 1000000)
1867 pixclock = 1000000;
1868 vesafb_defined.pixclock = pixclock;
1869 }
1870
1871
1872#if defined(CONFIG_PPC_PMAC)
1873#ifndef MODULE
1874 if (machine_is(powermac)) {
1875 struct fb_var_screeninfo var;
1876
1877 if (default_vmode <= 0 || default_vmode > VMODE_MAX)
1878 default_vmode = VMODE_640_480_60;
1879#if defined(CONFIG_PPC32)
1880 if (IS_REACHABLE(CONFIG_NVRAM) && default_cmode == CMODE_NVRAM)
1881 default_cmode = nvram_read_byte(NV_CMODE);
1882#endif
1883 if (default_cmode < CMODE_8 || default_cmode > CMODE_32)
1884 default_cmode = CMODE_8;
1885 if (!mac_vmode_to_var(default_vmode, default_cmode, &var)) {
1886 var.accel_flags = vesafb_defined.accel_flags;
1887 var.xoffset = var.yoffset = 0;
1888
1889 vesafb_defined = var;
1890 }
1891 }
1892#endif
1893#endif
1894 vesafb_defined.xres_virtual = vesafb_defined.xres;
1895 if (nopan) {
1896 vesafb_defined.yres_virtual = vesafb_defined.yres;
1897 } else {
1898 vesafb_defined.yres_virtual = 65536;
1899
1900 }
1901 matroxfb_init_fix(minfo);
1902 minfo->fbcon.screen_base = vaddr_va(minfo->video.vbase);
1903
1904 matroxfb_check_var(&vesafb_defined, &minfo->fbcon);
1905
1906
1907
1908
1909 minfo->fbcon.var = vesafb_defined;
1910 err = -EINVAL;
1911
1912 printk(KERN_INFO "matroxfb: %dx%dx%dbpp (virtual: %dx%d)\n",
1913 vesafb_defined.xres, vesafb_defined.yres, vesafb_defined.bits_per_pixel,
1914 vesafb_defined.xres_virtual, vesafb_defined.yres_virtual);
1915 printk(KERN_INFO "matroxfb: framebuffer at 0x%lX, mapped to 0x%p, size %d\n",
1916 minfo->video.base, vaddr_va(minfo->video.vbase), minfo->video.len);
1917
1918
1919
1920
1921 minfo->fbcon.device = &minfo->pcidev->dev;
1922 if (register_framebuffer(&minfo->fbcon) < 0) {
1923 goto failVideoIO;
1924 }
1925 fb_info(&minfo->fbcon, "%s frame buffer device\n", minfo->fbcon.fix.id);
1926
1927
1928
1929 if (!minfo->initialized) {
1930 fb_info(&minfo->fbcon, "initializing hardware\n");
1931
1932
1933 vesafb_defined.activate |= FB_ACTIVATE_FORCE;
1934 fb_set_var(&minfo->fbcon, &vesafb_defined);
1935 }
1936
1937 return 0;
1938failVideoIO:;
1939 matroxfb_g450_shutdown(minfo);
1940 iounmap(minfo->video.vbase.vaddr);
1941failCtrlIO:;
1942 iounmap(minfo->mmio.vbase.vaddr);
1943failVideoMR:;
1944 release_mem_region(video_base_phys, minfo->video.len_maximum);
1945failCtrlMR:;
1946 release_mem_region(ctrlptr_phys, 16384);
1947fail:;
1948 return err;
1949}
1950
1951static LIST_HEAD(matroxfb_list);
1952static LIST_HEAD(matroxfb_driver_list);
1953
1954#define matroxfb_l(x) list_entry(x, struct matrox_fb_info, next_fb)
1955#define matroxfb_driver_l(x) list_entry(x, struct matroxfb_driver, node)
1956int matroxfb_register_driver(struct matroxfb_driver* drv) {
1957 struct matrox_fb_info* minfo;
1958
1959 list_add(&drv->node, &matroxfb_driver_list);
1960 for (minfo = matroxfb_l(matroxfb_list.next);
1961 minfo != matroxfb_l(&matroxfb_list);
1962 minfo = matroxfb_l(minfo->next_fb.next)) {
1963 void* p;
1964
1965 if (minfo->drivers_count == MATROXFB_MAX_FB_DRIVERS)
1966 continue;
1967 p = drv->probe(minfo);
1968 if (p) {
1969 minfo->drivers_data[minfo->drivers_count] = p;
1970 minfo->drivers[minfo->drivers_count++] = drv;
1971 }
1972 }
1973 return 0;
1974}
1975
1976void matroxfb_unregister_driver(struct matroxfb_driver* drv) {
1977 struct matrox_fb_info* minfo;
1978
1979 list_del(&drv->node);
1980 for (minfo = matroxfb_l(matroxfb_list.next);
1981 minfo != matroxfb_l(&matroxfb_list);
1982 minfo = matroxfb_l(minfo->next_fb.next)) {
1983 int i;
1984
1985 for (i = 0; i < minfo->drivers_count; ) {
1986 if (minfo->drivers[i] == drv) {
1987 if (drv && drv->remove)
1988 drv->remove(minfo, minfo->drivers_data[i]);
1989 minfo->drivers[i] = minfo->drivers[--minfo->drivers_count];
1990 minfo->drivers_data[i] = minfo->drivers_data[minfo->drivers_count];
1991 } else
1992 i++;
1993 }
1994 }
1995}
1996
1997static void matroxfb_register_device(struct matrox_fb_info* minfo) {
1998 struct matroxfb_driver* drv;
1999 int i = 0;
2000 list_add(&minfo->next_fb, &matroxfb_list);
2001 for (drv = matroxfb_driver_l(matroxfb_driver_list.next);
2002 drv != matroxfb_driver_l(&matroxfb_driver_list);
2003 drv = matroxfb_driver_l(drv->node.next)) {
2004 if (drv->probe) {
2005 void *p = drv->probe(minfo);
2006 if (p) {
2007 minfo->drivers_data[i] = p;
2008 minfo->drivers[i++] = drv;
2009 if (i == MATROXFB_MAX_FB_DRIVERS)
2010 break;
2011 }
2012 }
2013 }
2014 minfo->drivers_count = i;
2015}
2016
2017static void matroxfb_unregister_device(struct matrox_fb_info* minfo) {
2018 int i;
2019
2020 list_del(&minfo->next_fb);
2021 for (i = 0; i < minfo->drivers_count; i++) {
2022 struct matroxfb_driver* drv = minfo->drivers[i];
2023
2024 if (drv && drv->remove)
2025 drv->remove(minfo, minfo->drivers_data[i]);
2026 }
2027}
2028
2029static int matroxfb_probe(struct pci_dev* pdev, const struct pci_device_id* dummy) {
2030 struct board* b;
2031 u_int16_t svid;
2032 u_int16_t sid;
2033 struct matrox_fb_info* minfo;
2034 int err;
2035 u_int32_t cmd;
2036 DBG(__func__)
2037
2038 svid = pdev->subsystem_vendor;
2039 sid = pdev->subsystem_device;
2040 for (b = dev_list; b->vendor; b++) {
2041 if ((b->vendor != pdev->vendor) || (b->device != pdev->device) || (b->rev < pdev->revision)) continue;
2042 if (b->svid)
2043 if ((b->svid != svid) || (b->sid != sid)) continue;
2044 break;
2045 }
2046
2047 if (!b->vendor)
2048 return -ENODEV;
2049 if (dev > 0) {
2050
2051 dev--;
2052 return -ENODEV;
2053 }
2054 pci_read_config_dword(pdev, PCI_COMMAND, &cmd);
2055 if (pci_enable_device(pdev)) {
2056 return -1;
2057 }
2058
2059 minfo = kzalloc(sizeof(*minfo), GFP_KERNEL);
2060 if (!minfo)
2061 return -ENOMEM;
2062
2063 minfo->pcidev = pdev;
2064 minfo->dead = 0;
2065 minfo->usecount = 0;
2066 minfo->userusecount = 0;
2067
2068 pci_set_drvdata(pdev, minfo);
2069
2070 minfo->devflags.memtype = memtype;
2071 if (memtype != -1)
2072 noinit = 0;
2073 if (cmd & PCI_COMMAND_MEMORY) {
2074 minfo->devflags.novga = novga;
2075 minfo->devflags.nobios = nobios;
2076 minfo->devflags.noinit = noinit;
2077
2078 novga = 1;
2079 nobios = 1;
2080 noinit = 0;
2081 } else {
2082 minfo->devflags.novga = 1;
2083 minfo->devflags.nobios = 1;
2084 minfo->devflags.noinit = 0;
2085 }
2086
2087 minfo->devflags.nopciretry = no_pci_retry;
2088 minfo->devflags.mga_24bpp_fix = inv24;
2089 minfo->devflags.precise_width = option_precise_width;
2090 minfo->devflags.sgram = sgram;
2091 minfo->capable.cross4MB = cross4MB;
2092
2093 spin_lock_init(&minfo->lock.DAC);
2094 spin_lock_init(&minfo->lock.accel);
2095 init_rwsem(&minfo->crtc2.lock);
2096 init_rwsem(&minfo->altout.lock);
2097 mutex_init(&minfo->fbcon.mm_lock);
2098 minfo->irq_flags = 0;
2099 init_waitqueue_head(&minfo->crtc1.vsync.wait);
2100 init_waitqueue_head(&minfo->crtc2.vsync.wait);
2101 minfo->crtc1.panpos = -1;
2102
2103 err = initMatrox2(minfo, b);
2104 if (!err) {
2105 matroxfb_register_device(minfo);
2106 return 0;
2107 }
2108 kfree(minfo);
2109 return -1;
2110}
2111
2112static void pci_remove_matrox(struct pci_dev* pdev) {
2113 struct matrox_fb_info* minfo;
2114
2115 minfo = pci_get_drvdata(pdev);
2116 matroxfb_remove(minfo, 1);
2117}
2118
2119static const struct pci_device_id matroxfb_devices[] = {
2120#ifdef CONFIG_FB_MATROX_MILLENIUM
2121 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL,
2122 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2123 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2,
2124 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2125 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2_AGP,
2126 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2127#endif
2128#ifdef CONFIG_FB_MATROX_MYSTIQUE
2129 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS,
2130 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2131#endif
2132#ifdef CONFIG_FB_MATROX_G
2133 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_MM,
2134 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2135 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_AGP,
2136 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2137 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_PCI,
2138 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2139 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP,
2140 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2141 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400,
2142 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2143 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G550,
2144 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2145#endif
2146 {0, 0,
2147 0, 0, 0, 0, 0}
2148};
2149
2150MODULE_DEVICE_TABLE(pci, matroxfb_devices);
2151
2152
2153static struct pci_driver matroxfb_driver = {
2154 .name = "matroxfb",
2155 .id_table = matroxfb_devices,
2156 .probe = matroxfb_probe,
2157 .remove = pci_remove_matrox,
2158};
2159
2160
2161
2162#define RSResolution(X) ((X) & 0x0F)
2163#define RS640x400 1
2164#define RS640x480 2
2165#define RS800x600 3
2166#define RS1024x768 4
2167#define RS1280x1024 5
2168#define RS1600x1200 6
2169#define RS768x576 7
2170#define RS960x720 8
2171#define RS1152x864 9
2172#define RS1408x1056 10
2173#define RS640x350 11
2174#define RS1056x344 12
2175#define RS1056x400 13
2176#define RS1056x480 14
2177#define RSNoxNo 15
2178
2179static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {
2180 { 640, 400, 48, 16, 39, 8, 96, 2, 70 },
2181 { 640, 480, 48, 16, 33, 10, 96, 2, 60 },
2182 { 800, 600, 144, 24, 28, 8, 112, 6, 60 },
2183 { 1024, 768, 160, 32, 30, 4, 128, 4, 60 },
2184 { 1280, 1024, 224, 32, 32, 4, 136, 4, 60 },
2185 { 1600, 1200, 272, 48, 32, 5, 152, 5, 60 },
2186 { 768, 576, 144, 16, 28, 6, 112, 4, 60 },
2187 { 960, 720, 144, 24, 28, 8, 112, 4, 60 },
2188 { 1152, 864, 192, 32, 30, 4, 128, 4, 60 },
2189 { 1408, 1056, 256, 40, 32, 5, 144, 5, 60 },
2190 { 640, 350, 48, 16, 39, 8, 96, 2, 70 },
2191 { 1056, 344, 96, 24, 59, 44, 160, 2, 70 },
2192 { 1056, 400, 96, 24, 39, 8, 160, 2, 70 },
2193 { 1056, 480, 96, 24, 36, 12, 160, 3, 60 },
2194 { 0, 0, ~0, ~0, ~0, ~0, 0, 0, 0 }
2195};
2196
2197#define RSCreate(X,Y) ((X) | ((Y) << 8))
2198static struct { unsigned int vesa; unsigned int info; } *RSptr, vesamap[] __initdata = {
2199
2200 { ~0, RSCreate(RSNoxNo, RS8bpp ) },
2201 { 0x101, RSCreate(RS640x480, RS8bpp ) },
2202 { 0x100, RSCreate(RS640x400, RS8bpp ) },
2203 { 0x180, RSCreate(RS768x576, RS8bpp ) },
2204 { 0x103, RSCreate(RS800x600, RS8bpp ) },
2205 { 0x188, RSCreate(RS960x720, RS8bpp ) },
2206 { 0x105, RSCreate(RS1024x768, RS8bpp ) },
2207 { 0x190, RSCreate(RS1152x864, RS8bpp ) },
2208 { 0x107, RSCreate(RS1280x1024, RS8bpp ) },
2209 { 0x198, RSCreate(RS1408x1056, RS8bpp ) },
2210 { 0x11C, RSCreate(RS1600x1200, RS8bpp ) },
2211 { 0x110, RSCreate(RS640x480, RS15bpp) },
2212 { 0x181, RSCreate(RS768x576, RS15bpp) },
2213 { 0x113, RSCreate(RS800x600, RS15bpp) },
2214 { 0x189, RSCreate(RS960x720, RS15bpp) },
2215 { 0x116, RSCreate(RS1024x768, RS15bpp) },
2216 { 0x191, RSCreate(RS1152x864, RS15bpp) },
2217 { 0x119, RSCreate(RS1280x1024, RS15bpp) },
2218 { 0x199, RSCreate(RS1408x1056, RS15bpp) },
2219 { 0x11D, RSCreate(RS1600x1200, RS15bpp) },
2220 { 0x111, RSCreate(RS640x480, RS16bpp) },
2221 { 0x182, RSCreate(RS768x576, RS16bpp) },
2222 { 0x114, RSCreate(RS800x600, RS16bpp) },
2223 { 0x18A, RSCreate(RS960x720, RS16bpp) },
2224 { 0x117, RSCreate(RS1024x768, RS16bpp) },
2225 { 0x192, RSCreate(RS1152x864, RS16bpp) },
2226 { 0x11A, RSCreate(RS1280x1024, RS16bpp) },
2227 { 0x19A, RSCreate(RS1408x1056, RS16bpp) },
2228 { 0x11E, RSCreate(RS1600x1200, RS16bpp) },
2229 { 0x1B2, RSCreate(RS640x480, RS24bpp) },
2230 { 0x184, RSCreate(RS768x576, RS24bpp) },
2231 { 0x1B5, RSCreate(RS800x600, RS24bpp) },
2232 { 0x18C, RSCreate(RS960x720, RS24bpp) },
2233 { 0x1B8, RSCreate(RS1024x768, RS24bpp) },
2234 { 0x194, RSCreate(RS1152x864, RS24bpp) },
2235 { 0x1BB, RSCreate(RS1280x1024, RS24bpp) },
2236 { 0x19C, RSCreate(RS1408x1056, RS24bpp) },
2237 { 0x1BF, RSCreate(RS1600x1200, RS24bpp) },
2238 { 0x112, RSCreate(RS640x480, RS32bpp) },
2239 { 0x183, RSCreate(RS768x576, RS32bpp) },
2240 { 0x115, RSCreate(RS800x600, RS32bpp) },
2241 { 0x18B, RSCreate(RS960x720, RS32bpp) },
2242 { 0x118, RSCreate(RS1024x768, RS32bpp) },
2243 { 0x193, RSCreate(RS1152x864, RS32bpp) },
2244 { 0x11B, RSCreate(RS1280x1024, RS32bpp) },
2245 { 0x19B, RSCreate(RS1408x1056, RS32bpp) },
2246 { 0x11F, RSCreate(RS1600x1200, RS32bpp) },
2247 { 0x010, RSCreate(RS640x350, RS4bpp ) },
2248 { 0x012, RSCreate(RS640x480, RS4bpp ) },
2249 { 0x102, RSCreate(RS800x600, RS4bpp ) },
2250 { 0x104, RSCreate(RS1024x768, RS4bpp ) },
2251 { 0x106, RSCreate(RS1280x1024, RS4bpp ) },
2252 { 0, 0 }};
2253
2254static void __init matroxfb_init_params(void) {
2255
2256 if (fh < 1000)
2257 fh *= 1000;
2258
2259 if (maxclk < 1000) maxclk *= 1000;
2260 if (maxclk < 1000000) maxclk *= 1000;
2261
2262 if (vesa != ~0)
2263 vesa &= 0x1DFF;
2264
2265
2266 for (RSptr = vesamap; RSptr->vesa; RSptr++) {
2267 if (RSptr->vesa == vesa) break;
2268 }
2269 if (!RSptr->vesa) {
2270 printk(KERN_ERR "Invalid vesa mode 0x%04X\n", vesa);
2271 RSptr = vesamap;
2272 }
2273 {
2274 int res = RSResolution(RSptr->info)-1;
2275 if (left == ~0)
2276 left = timmings[res].left;
2277 if (!xres)
2278 xres = timmings[res].xres;
2279 if (right == ~0)
2280 right = timmings[res].right;
2281 if (!hslen)
2282 hslen = timmings[res].hslen;
2283 if (upper == ~0)
2284 upper = timmings[res].upper;
2285 if (!yres)
2286 yres = timmings[res].yres;
2287 if (lower == ~0)
2288 lower = timmings[res].lower;
2289 if (!vslen)
2290 vslen = timmings[res].vslen;
2291 if (!(fv||fh||maxclk||pixclock))
2292 fv = timmings[res].vfreq;
2293 if (depth == -1)
2294 depth = RSDepth(RSptr->info);
2295 }
2296}
2297
2298static int __init matrox_init(void) {
2299 int err;
2300
2301 matroxfb_init_params();
2302 err = pci_register_driver(&matroxfb_driver);
2303 dev = -1;
2304 return err;
2305}
2306
2307
2308
2309static void __exit matrox_done(void) {
2310 pci_unregister_driver(&matroxfb_driver);
2311}
2312
2313#ifndef MODULE
2314
2315
2316
2317static int __init matroxfb_setup(char *options) {
2318 char *this_opt;
2319
2320 DBG(__func__)
2321
2322 if (!options || !*options)
2323 return 0;
2324
2325 while ((this_opt = strsep(&options, ",")) != NULL) {
2326 if (!*this_opt) continue;
2327
2328 dprintk("matroxfb_setup: option %s\n", this_opt);
2329
2330 if (!strncmp(this_opt, "dev:", 4))
2331 dev = simple_strtoul(this_opt+4, NULL, 0);
2332 else if (!strncmp(this_opt, "depth:", 6)) {
2333 switch (simple_strtoul(this_opt+6, NULL, 0)) {
2334 case 0: depth = RSText; break;
2335 case 4: depth = RS4bpp; break;
2336 case 8: depth = RS8bpp; break;
2337 case 15:depth = RS15bpp; break;
2338 case 16:depth = RS16bpp; break;
2339 case 24:depth = RS24bpp; break;
2340 case 32:depth = RS32bpp; break;
2341 default:
2342 printk(KERN_ERR "matroxfb: unsupported color depth\n");
2343 }
2344 } else if (!strncmp(this_opt, "xres:", 5))
2345 xres = simple_strtoul(this_opt+5, NULL, 0);
2346 else if (!strncmp(this_opt, "yres:", 5))
2347 yres = simple_strtoul(this_opt+5, NULL, 0);
2348 else if (!strncmp(this_opt, "vslen:", 6))
2349 vslen = simple_strtoul(this_opt+6, NULL, 0);
2350 else if (!strncmp(this_opt, "hslen:", 6))
2351 hslen = simple_strtoul(this_opt+6, NULL, 0);
2352 else if (!strncmp(this_opt, "left:", 5))
2353 left = simple_strtoul(this_opt+5, NULL, 0);
2354 else if (!strncmp(this_opt, "right:", 6))
2355 right = simple_strtoul(this_opt+6, NULL, 0);
2356 else if (!strncmp(this_opt, "upper:", 6))
2357 upper = simple_strtoul(this_opt+6, NULL, 0);
2358 else if (!strncmp(this_opt, "lower:", 6))
2359 lower = simple_strtoul(this_opt+6, NULL, 0);
2360 else if (!strncmp(this_opt, "pixclock:", 9))
2361 pixclock = simple_strtoul(this_opt+9, NULL, 0);
2362 else if (!strncmp(this_opt, "sync:", 5))
2363 sync = simple_strtoul(this_opt+5, NULL, 0);
2364 else if (!strncmp(this_opt, "vesa:", 5))
2365 vesa = simple_strtoul(this_opt+5, NULL, 0);
2366 else if (!strncmp(this_opt, "maxclk:", 7))
2367 maxclk = simple_strtoul(this_opt+7, NULL, 0);
2368 else if (!strncmp(this_opt, "fh:", 3))
2369 fh = simple_strtoul(this_opt+3, NULL, 0);
2370 else if (!strncmp(this_opt, "fv:", 3))
2371 fv = simple_strtoul(this_opt+3, NULL, 0);
2372 else if (!strncmp(this_opt, "mem:", 4))
2373 mem = simple_strtoul(this_opt+4, NULL, 0);
2374 else if (!strncmp(this_opt, "mode:", 5))
2375 strlcpy(videomode, this_opt+5, sizeof(videomode));
2376 else if (!strncmp(this_opt, "outputs:", 8))
2377 strlcpy(outputs, this_opt+8, sizeof(outputs));
2378 else if (!strncmp(this_opt, "dfp:", 4)) {
2379 dfp_type = simple_strtoul(this_opt+4, NULL, 0);
2380 dfp = 1;
2381 }
2382#ifdef CONFIG_PPC_PMAC
2383 else if (!strncmp(this_opt, "vmode:", 6)) {
2384 unsigned int vmode = simple_strtoul(this_opt+6, NULL, 0);
2385 if (vmode > 0 && vmode <= VMODE_MAX)
2386 default_vmode = vmode;
2387 } else if (!strncmp(this_opt, "cmode:", 6)) {
2388 unsigned int cmode = simple_strtoul(this_opt+6, NULL, 0);
2389 switch (cmode) {
2390 case 0:
2391 case 8:
2392 default_cmode = CMODE_8;
2393 break;
2394 case 15:
2395 case 16:
2396 default_cmode = CMODE_16;
2397 break;
2398 case 24:
2399 case 32:
2400 default_cmode = CMODE_32;
2401 break;
2402 }
2403 }
2404#endif
2405 else if (!strcmp(this_opt, "disabled"))
2406 disabled = 1;
2407 else if (!strcmp(this_opt, "enabled"))
2408 disabled = 0;
2409 else if (!strcmp(this_opt, "sgram"))
2410 sgram = 1;
2411 else if (!strcmp(this_opt, "sdram"))
2412 sgram = 0;
2413 else if (!strncmp(this_opt, "memtype:", 8))
2414 memtype = simple_strtoul(this_opt+8, NULL, 0);
2415 else {
2416 int value = 1;
2417
2418 if (!strncmp(this_opt, "no", 2)) {
2419 value = 0;
2420 this_opt += 2;
2421 }
2422 if (! strcmp(this_opt, "inverse"))
2423 inverse = value;
2424 else if (!strcmp(this_opt, "accel"))
2425 noaccel = !value;
2426 else if (!strcmp(this_opt, "pan"))
2427 nopan = !value;
2428 else if (!strcmp(this_opt, "pciretry"))
2429 no_pci_retry = !value;
2430 else if (!strcmp(this_opt, "vga"))
2431 novga = !value;
2432 else if (!strcmp(this_opt, "bios"))
2433 nobios = !value;
2434 else if (!strcmp(this_opt, "init"))
2435 noinit = !value;
2436 else if (!strcmp(this_opt, "mtrr"))
2437 mtrr = value;
2438 else if (!strcmp(this_opt, "inv24"))
2439 inv24 = value;
2440 else if (!strcmp(this_opt, "cross4MB"))
2441 cross4MB = value;
2442 else if (!strcmp(this_opt, "grayscale"))
2443 grayscale = value;
2444 else if (!strcmp(this_opt, "dfp"))
2445 dfp = value;
2446 else {
2447 strlcpy(videomode, this_opt, sizeof(videomode));
2448 }
2449 }
2450 }
2451 return 0;
2452}
2453
2454static int __initdata initialized = 0;
2455
2456static int __init matroxfb_init(void)
2457{
2458 char *option = NULL;
2459 int err = 0;
2460
2461 DBG(__func__)
2462
2463 if (fb_get_options("matroxfb", &option))
2464 return -ENODEV;
2465 matroxfb_setup(option);
2466
2467 if (disabled)
2468 return -ENXIO;
2469 if (!initialized) {
2470 initialized = 1;
2471 err = matrox_init();
2472 }
2473 hotplug = 1;
2474
2475 return err;
2476}
2477
2478module_init(matroxfb_init);
2479
2480#else
2481
2482
2483
2484MODULE_AUTHOR("(c) 1998-2002 Petr Vandrovec <vandrove@vc.cvut.cz>");
2485MODULE_DESCRIPTION("Accelerated FBDev driver for Matrox Millennium/Mystique/G100/G200/G400/G450/G550");
2486MODULE_LICENSE("GPL");
2487
2488module_param(mem, int, 0);
2489MODULE_PARM_DESC(mem, "Size of available memory in MB, KB or B (2,4,8,12,16MB, default=autodetect)");
2490module_param(disabled, int, 0);
2491MODULE_PARM_DESC(disabled, "Disabled (0 or 1=disabled) (default=0)");
2492module_param(noaccel, int, 0);
2493MODULE_PARM_DESC(noaccel, "Do not use accelerating engine (0 or 1=disabled) (default=0)");
2494module_param(nopan, int, 0);
2495MODULE_PARM_DESC(nopan, "Disable pan on startup (0 or 1=disabled) (default=0)");
2496module_param(no_pci_retry, int, 0);
2497MODULE_PARM_DESC(no_pci_retry, "PCI retries enabled (0 or 1=disabled) (default=0)");
2498module_param(novga, int, 0);
2499MODULE_PARM_DESC(novga, "VGA I/O (0x3C0-0x3DF) disabled (0 or 1=disabled) (default=0)");
2500module_param(nobios, int, 0);
2501MODULE_PARM_DESC(nobios, "Disables ROM BIOS (0 or 1=disabled) (default=do not change BIOS state)");
2502module_param(noinit, int, 0);
2503MODULE_PARM_DESC(noinit, "Disables W/SG/SD-RAM and bus interface initialization (0 or 1=do not initialize) (default=0)");
2504module_param(memtype, int, 0);
2505MODULE_PARM_DESC(memtype, "Memory type for G200/G400 (see Documentation/fb/matroxfb.rst for explanation) (default=3 for G200, 0 for G400)");
2506module_param(mtrr, int, 0);
2507MODULE_PARM_DESC(mtrr, "This speeds up video memory accesses (0=disabled or 1) (default=1)");
2508module_param(sgram, int, 0);
2509MODULE_PARM_DESC(sgram, "Indicates that G100/G200/G400 has SGRAM memory (0=SDRAM, 1=SGRAM) (default=0)");
2510module_param(inv24, int, 0);
2511MODULE_PARM_DESC(inv24, "Inverts clock polarity for 24bpp and loop frequency > 100MHz (default=do not invert polarity)");
2512module_param(inverse, int, 0);
2513MODULE_PARM_DESC(inverse, "Inverse (0 or 1) (default=0)");
2514module_param(dev, int, 0);
2515MODULE_PARM_DESC(dev, "Multihead support, attach to device ID (0..N) (default=all working)");
2516module_param(vesa, int, 0);
2517MODULE_PARM_DESC(vesa, "Startup videomode (0x000-0x1FF) (default=0x101)");
2518module_param(xres, int, 0);
2519MODULE_PARM_DESC(xres, "Horizontal resolution (px), overrides xres from vesa (default=vesa)");
2520module_param(yres, int, 0);
2521MODULE_PARM_DESC(yres, "Vertical resolution (scans), overrides yres from vesa (default=vesa)");
2522module_param(upper, int, 0);
2523MODULE_PARM_DESC(upper, "Upper blank space (scans), overrides upper from vesa (default=vesa)");
2524module_param(lower, int, 0);
2525MODULE_PARM_DESC(lower, "Lower blank space (scans), overrides lower from vesa (default=vesa)");
2526module_param(vslen, int, 0);
2527MODULE_PARM_DESC(vslen, "Vertical sync length (scans), overrides lower from vesa (default=vesa)");
2528module_param(left, int, 0);
2529MODULE_PARM_DESC(left, "Left blank space (px), overrides left from vesa (default=vesa)");
2530module_param(right, int, 0);
2531MODULE_PARM_DESC(right, "Right blank space (px), overrides right from vesa (default=vesa)");
2532module_param(hslen, int, 0);
2533MODULE_PARM_DESC(hslen, "Horizontal sync length (px), overrides hslen from vesa (default=vesa)");
2534module_param(pixclock, int, 0);
2535MODULE_PARM_DESC(pixclock, "Pixelclock (ns), overrides pixclock from vesa (default=vesa)");
2536module_param(sync, int, 0);
2537MODULE_PARM_DESC(sync, "Sync polarity, overrides sync from vesa (default=vesa)");
2538module_param(depth, int, 0);
2539MODULE_PARM_DESC(depth, "Color depth (0=text,8,15,16,24,32) (default=vesa)");
2540module_param(maxclk, int, 0);
2541MODULE_PARM_DESC(maxclk, "Startup maximal clock, 0-999MHz, 1000-999999kHz, 1000000-INF Hz");
2542module_param(fh, int, 0);
2543MODULE_PARM_DESC(fh, "Startup horizontal frequency, 0-999kHz, 1000-INF Hz");
2544module_param(fv, int, 0);
2545MODULE_PARM_DESC(fv, "Startup vertical frequency, 0-INF Hz\n"
2546"You should specify \"fv:max_monitor_vsync,fh:max_monitor_hsync,maxclk:max_monitor_dotclock\"");
2547module_param(grayscale, int, 0);
2548MODULE_PARM_DESC(grayscale, "Sets display into grayscale. Works perfectly with paletized videomode (4, 8bpp), some limitations apply to 16, 24 and 32bpp videomodes (default=nograyscale)");
2549module_param(cross4MB, int, 0);
2550MODULE_PARM_DESC(cross4MB, "Specifies that 4MB boundary can be in middle of line. (default=autodetected)");
2551module_param(dfp, int, 0);
2552MODULE_PARM_DESC(dfp, "Specifies whether to use digital flat panel interface of G200/G400 (0 or 1) (default=0)");
2553module_param(dfp_type, int, 0);
2554MODULE_PARM_DESC(dfp_type, "Specifies DFP interface type (0 to 255) (default=read from hardware)");
2555module_param_string(outputs, outputs, sizeof(outputs), 0);
2556MODULE_PARM_DESC(outputs, "Specifies which CRTC is mapped to which output (string of up to three letters, consisting of 0 (disabled), 1 (CRTC1), 2 (CRTC2)) (default=111 for Gx50, 101 for G200/G400 with DFP, and 100 for all other devices)");
2557#ifdef CONFIG_PPC_PMAC
2558module_param_named(vmode, default_vmode, int, 0);
2559MODULE_PARM_DESC(vmode, "Specify the vmode mode number that should be used (640x480 default)");
2560module_param_named(cmode, default_cmode, int, 0);
2561MODULE_PARM_DESC(cmode, "Specify the video depth that should be used (8bit default)");
2562#endif
2563
2564int __init init_module(void){
2565
2566 DBG(__func__)
2567
2568 if (disabled)
2569 return -ENXIO;
2570
2571 if (depth == 0)
2572 depth = RSText;
2573 else if (depth == 4)
2574 depth = RS4bpp;
2575 else if (depth == 8)
2576 depth = RS8bpp;
2577 else if (depth == 15)
2578 depth = RS15bpp;
2579 else if (depth == 16)
2580 depth = RS16bpp;
2581 else if (depth == 24)
2582 depth = RS24bpp;
2583 else if (depth == 32)
2584 depth = RS32bpp;
2585 else if (depth != -1) {
2586 printk(KERN_ERR "matroxfb: depth %d is not supported, using default\n", depth);
2587 depth = -1;
2588 }
2589 matrox_init();
2590
2591 return 0;
2592}
2593#endif
2594
2595module_exit(matrox_done);
2596EXPORT_SYMBOL(matroxfb_register_driver);
2597EXPORT_SYMBOL(matroxfb_unregister_driver);
2598EXPORT_SYMBOL(matroxfb_wait_for_sync);
2599EXPORT_SYMBOL(matroxfb_enable_irq);
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
