1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#ifndef __SMU_V11_0_H__
24#define __SMU_V11_0_H__
25
26#include "amdgpu_smu.h"
27
28#define SMU11_DRIVER_IF_VERSION_INV 0xFFFFFFFF
29#define SMU11_DRIVER_IF_VERSION_VG20 0x13
30#define SMU11_DRIVER_IF_VERSION_ARCT 0x12
31#define SMU11_DRIVER_IF_VERSION_NV10 0x35
32#define SMU11_DRIVER_IF_VERSION_NV12 0x33
33#define SMU11_DRIVER_IF_VERSION_NV14 0x36
34
35
36#define MP0_Public 0x03800000
37#define MP0_SRAM 0x03900000
38#define MP1_Public 0x03b00000
39#define MP1_SRAM 0x03c00004
40#define MP1_SMC_SIZE 0x40000
41
42
43#define smnMP1_FIRMWARE_FLAGS 0x3010024
44#define smnMP0_FW_INTF 0x30101c0
45#define smnMP1_PUB_CTRL 0x3010b14
46
47#define TEMP_RANGE_MIN (0)
48#define TEMP_RANGE_MAX (80 * 1000)
49
50#define SMU11_TOOL_SIZE 0x19000
51
52#define MAX_PCIE_CONF 2
53
54#define CLK_MAP(clk, index) \
55 [SMU_##clk] = {1, (index)}
56
57#define FEA_MAP(fea) \
58 [SMU_FEATURE_##fea##_BIT] = {1, FEATURE_##fea##_BIT}
59
60#define TAB_MAP(tab) \
61 [SMU_TABLE_##tab] = {1, TABLE_##tab}
62
63#define PWR_MAP(tab) \
64 [SMU_POWER_SOURCE_##tab] = {1, POWER_SOURCE_##tab}
65
66#define WORKLOAD_MAP(profile, workload) \
67 [profile] = {1, (workload)}
68
69static const struct smu_temperature_range smu11_thermal_policy[] =
70{
71 {-273150, 99000, 99000, -273150, 99000, 99000, -273150, 99000, 99000},
72 { 120000, 120000, 120000, 120000, 120000, 120000, 120000, 120000, 120000},
73};
74
75struct smu_11_0_cmn2aisc_mapping {
76 int valid_mapping;
77 int map_to;
78};
79
80struct smu_11_0_max_sustainable_clocks {
81 uint32_t display_clock;
82 uint32_t phy_clock;
83 uint32_t pixel_clock;
84 uint32_t uclock;
85 uint32_t dcef_clock;
86 uint32_t soc_clock;
87};
88
89struct smu_11_0_dpm_table {
90 uint32_t min;
91 uint32_t max;
92};
93
94struct smu_11_0_pcie_table {
95 uint8_t pcie_gen[MAX_PCIE_CONF];
96 uint8_t pcie_lane[MAX_PCIE_CONF];
97};
98
99struct smu_11_0_dpm_tables {
100 struct smu_11_0_dpm_table soc_table;
101 struct smu_11_0_dpm_table gfx_table;
102 struct smu_11_0_dpm_table uclk_table;
103 struct smu_11_0_dpm_table eclk_table;
104 struct smu_11_0_dpm_table vclk_table;
105 struct smu_11_0_dpm_table dclk_table;
106 struct smu_11_0_dpm_table dcef_table;
107 struct smu_11_0_dpm_table pixel_table;
108 struct smu_11_0_dpm_table display_table;
109 struct smu_11_0_dpm_table phy_table;
110 struct smu_11_0_dpm_table fclk_table;
111 struct smu_11_0_pcie_table pcie_table;
112};
113
114struct smu_11_0_dpm_context {
115 struct smu_11_0_dpm_tables dpm_tables;
116 uint32_t workload_policy_mask;
117 uint32_t dcef_min_ds_clk;
118};
119
120enum smu_11_0_power_state {
121 SMU_11_0_POWER_STATE__D0 = 0,
122 SMU_11_0_POWER_STATE__D1,
123 SMU_11_0_POWER_STATE__D3,
124 SMU_11_0_POWER_STATE__D4,
125 SMU_11_0_POWER_STATE__D5,
126};
127
128struct smu_11_0_power_context {
129 uint32_t power_source;
130 uint8_t in_power_limit_boost_mode;
131 enum smu_11_0_power_state power_state;
132};
133
134enum smu_v11_0_baco_seq {
135 BACO_SEQ_BACO = 0,
136 BACO_SEQ_MSR,
137 BACO_SEQ_BAMACO,
138 BACO_SEQ_ULPS,
139 BACO_SEQ_COUNT,
140};
141
142int smu_v11_0_init_microcode(struct smu_context *smu);
143
144int smu_v11_0_load_microcode(struct smu_context *smu);
145
146int smu_v11_0_init_smc_tables(struct smu_context *smu);
147
148int smu_v11_0_fini_smc_tables(struct smu_context *smu);
149
150int smu_v11_0_init_power(struct smu_context *smu);
151
152int smu_v11_0_fini_power(struct smu_context *smu);
153
154int smu_v11_0_check_fw_status(struct smu_context *smu);
155
156int smu_v11_0_setup_pptable(struct smu_context *smu);
157
158int smu_v11_0_get_vbios_bootup_values(struct smu_context *smu);
159
160int smu_v11_0_get_clk_info_from_vbios(struct smu_context *smu);
161
162int smu_v11_0_check_pptable(struct smu_context *smu);
163
164int smu_v11_0_parse_pptable(struct smu_context *smu);
165
166int smu_v11_0_populate_smc_pptable(struct smu_context *smu);
167
168int smu_v11_0_check_fw_version(struct smu_context *smu);
169
170int smu_v11_0_write_pptable(struct smu_context *smu);
171
172int smu_v11_0_set_min_dcef_deep_sleep(struct smu_context *smu);
173
174int smu_v11_0_set_driver_table_location(struct smu_context *smu);
175
176int smu_v11_0_set_tool_table_location(struct smu_context *smu);
177
178int smu_v11_0_notify_memory_pool_location(struct smu_context *smu);
179
180int smu_v11_0_system_features_control(struct smu_context *smu,
181 bool en);
182
183int
184smu_v11_0_send_msg_with_param(struct smu_context *smu,
185 enum smu_message_type msg,
186 uint32_t param,
187 uint32_t *read_arg);
188
189int smu_v11_0_init_display_count(struct smu_context *smu, uint32_t count);
190
191int smu_v11_0_set_allowed_mask(struct smu_context *smu);
192
193int smu_v11_0_get_enabled_mask(struct smu_context *smu,
194 uint32_t *feature_mask, uint32_t num);
195
196int smu_v11_0_notify_display_change(struct smu_context *smu);
197
198int smu_v11_0_set_power_limit(struct smu_context *smu, uint32_t n);
199
200int smu_v11_0_get_current_clk_freq(struct smu_context *smu,
201 enum smu_clk_type clk_id,
202 uint32_t *value);
203
204int smu_v11_0_init_max_sustainable_clocks(struct smu_context *smu);
205
206int smu_v11_0_start_thermal_control(struct smu_context *smu);
207
208int smu_v11_0_stop_thermal_control(struct smu_context *smu);
209
210int smu_v11_0_read_sensor(struct smu_context *smu,
211 enum amd_pp_sensors sensor,
212 void *data, uint32_t *size);
213
214int smu_v11_0_set_deep_sleep_dcefclk(struct smu_context *smu, uint32_t clk);
215
216int
217smu_v11_0_display_clock_voltage_request(struct smu_context *smu,
218 struct pp_display_clock_request
219 *clock_req);
220
221uint32_t
222smu_v11_0_get_fan_control_mode(struct smu_context *smu);
223
224int
225smu_v11_0_set_fan_control_mode(struct smu_context *smu,
226 uint32_t mode);
227
228int
229smu_v11_0_set_fan_speed_percent(struct smu_context *smu, uint32_t speed);
230
231int smu_v11_0_set_fan_speed_rpm(struct smu_context *smu,
232 uint32_t speed);
233
234int smu_v11_0_set_xgmi_pstate(struct smu_context *smu,
235 uint32_t pstate);
236
237int smu_v11_0_gfx_off_control(struct smu_context *smu, bool enable);
238
239int smu_v11_0_register_irq_handler(struct smu_context *smu);
240
241int smu_v11_0_set_azalia_d3_pme(struct smu_context *smu);
242
243int smu_v11_0_get_max_sustainable_clocks_by_dc(struct smu_context *smu,
244 struct pp_smu_nv_clock_table *max_clocks);
245
246bool smu_v11_0_baco_is_support(struct smu_context *smu);
247
248enum smu_baco_state smu_v11_0_baco_get_state(struct smu_context *smu);
249
250int smu_v11_0_baco_set_state(struct smu_context *smu, enum smu_baco_state state);
251
252int smu_v11_0_baco_enter(struct smu_context *smu);
253int smu_v11_0_baco_exit(struct smu_context *smu);
254
255int smu_v11_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type,
256 uint32_t *min, uint32_t *max);
257
258int smu_v11_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,
259 uint32_t min, uint32_t max);
260
261int smu_v11_0_override_pcie_parameters(struct smu_context *smu);
262
263int smu_v11_0_set_default_od_settings(struct smu_context *smu, bool initialize, size_t overdrive_table_size);
264
265uint32_t smu_v11_0_get_max_power_limit(struct smu_context *smu);
266
267int smu_v11_0_set_performance_level(struct smu_context *smu,
268 enum amd_dpm_forced_level level);
269
270int smu_v11_0_set_power_source(struct smu_context *smu,
271 enum smu_power_src_type power_src);
272
273#endif
274