linux/drivers/gpu/drm/nouveau/include/nvkm/subdev/pmu.h
<<
>>
Prefs
   1/* SPDX-License-Identifier: MIT */
   2#ifndef __NVKM_PMU_H__
   3#define __NVKM_PMU_H__
   4#include <core/subdev.h>
   5#include <core/falcon.h>
   6
   7struct nvkm_pmu {
   8        const struct nvkm_pmu_func *func;
   9        struct nvkm_subdev subdev;
  10        struct nvkm_falcon falcon;
  11
  12        struct nvkm_falcon_qmgr *qmgr;
  13        struct nvkm_falcon_cmdq *hpq;
  14        struct nvkm_falcon_cmdq *lpq;
  15        struct nvkm_falcon_msgq *msgq;
  16        bool initmsg_received;
  17
  18        struct completion wpr_ready;
  19
  20        struct {
  21                u32 base;
  22                u32 size;
  23        } send;
  24
  25        struct {
  26                u32 base;
  27                u32 size;
  28
  29                struct work_struct work;
  30                wait_queue_head_t wait;
  31                u32 process;
  32                u32 message;
  33                u32 data[2];
  34        } recv;
  35};
  36
  37int nvkm_pmu_send(struct nvkm_pmu *, u32 reply[2], u32 process,
  38                  u32 message, u32 data0, u32 data1);
  39void nvkm_pmu_pgob(struct nvkm_pmu *, bool enable);
  40bool nvkm_pmu_fan_controlled(struct nvkm_device *);
  41
  42int gt215_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  43int gf100_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  44int gf119_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  45int gk104_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  46int gk110_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  47int gk208_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  48int gk20a_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  49int gm107_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  50int gm200_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  51int gm20b_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  52int gp102_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  53int gp10b_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
  54
  55/* interface to MEMX process running on PMU */
  56struct nvkm_memx;
  57int  nvkm_memx_init(struct nvkm_pmu *, struct nvkm_memx **);
  58int  nvkm_memx_fini(struct nvkm_memx **, bool exec);
  59void nvkm_memx_wr32(struct nvkm_memx *, u32 addr, u32 data);
  60void nvkm_memx_wait(struct nvkm_memx *, u32 addr, u32 mask, u32 data, u32 nsec);
  61void nvkm_memx_nsec(struct nvkm_memx *, u32 nsec);
  62void nvkm_memx_wait_vblank(struct nvkm_memx *);
  63void nvkm_memx_train(struct nvkm_memx *);
  64int  nvkm_memx_train_result(struct nvkm_pmu *, u32 *, int);
  65void nvkm_memx_block(struct nvkm_memx *);
  66void nvkm_memx_unblock(struct nvkm_memx *);
  67#endif
  68