1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#include <linux/init.h>
22#include <linux/clockchips.h>
23#include <linux/clocksource.h>
24#include <linux/interrupt.h>
25#include <linux/err.h>
26#include <linux/platform_device.h>
27#include <linux/ioport.h>
28#include <linux/of.h>
29#include <linux/of_address.h>
30#include <linux/of_irq.h>
31#include <linux/module.h>
32
33#include <asm/timer-regs.h>
34#include <asm/hexagon_vm.h>
35
36
37
38
39
40
41
42
43
44
45cycles_t pcycle_freq_mhz;
46cycles_t thread_freq_mhz;
47cycles_t sleep_clk_freq;
48
49static struct resource rtos_timer_resources[] = {
50 {
51 .start = RTOS_TIMER_REGS_ADDR,
52 .end = RTOS_TIMER_REGS_ADDR+PAGE_SIZE-1,
53 .flags = IORESOURCE_MEM,
54 },
55};
56
57static struct platform_device rtos_timer_device = {
58 .name = "rtos_timer",
59 .id = -1,
60 .num_resources = ARRAY_SIZE(rtos_timer_resources),
61 .resource = rtos_timer_resources,
62};
63
64
65struct adsp_hw_timer_struct {
66 u32 match;
67 u32 count;
68 u32 enable;
69 u32 clear;
70};
71
72
73static __iomem struct adsp_hw_timer_struct *rtos_timer;
74
75static cycle_t timer_get_cycles(struct clocksource *cs)
76{
77 return (cycle_t) __vmgettime();
78}
79
80static struct clocksource hexagon_clocksource = {
81 .name = "pcycles",
82 .rating = 250,
83 .read = timer_get_cycles,
84 .mask = CLOCKSOURCE_MASK(64),
85 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
86};
87
88static int set_next_event(unsigned long delta, struct clock_event_device *evt)
89{
90
91
92 iowrite32(1, &rtos_timer->clear);
93 iowrite32(0, &rtos_timer->clear);
94
95 iowrite32(delta, &rtos_timer->match);
96 iowrite32(1 << TIMER_ENABLE, &rtos_timer->enable);
97 return 0;
98}
99
100#ifdef CONFIG_SMP
101
102static void broadcast(const struct cpumask *mask)
103{
104 send_ipi(mask, IPI_TIMER);
105}
106#endif
107
108
109static struct clock_event_device hexagon_clockevent_dev = {
110 .name = "clockevent",
111 .features = CLOCK_EVT_FEAT_ONESHOT,
112 .rating = 400,
113 .irq = RTOS_TIMER_INT,
114 .set_next_event = set_next_event,
115#ifdef CONFIG_SMP
116 .broadcast = broadcast,
117#endif
118};
119
120#ifdef CONFIG_SMP
121static DEFINE_PER_CPU(struct clock_event_device, clock_events);
122
123void setup_percpu_clockdev(void)
124{
125 int cpu = smp_processor_id();
126 struct clock_event_device *ce_dev = &hexagon_clockevent_dev;
127 struct clock_event_device *dummy_clock_dev =
128 &per_cpu(clock_events, cpu);
129
130 memcpy(dummy_clock_dev, ce_dev, sizeof(*dummy_clock_dev));
131 INIT_LIST_HEAD(&dummy_clock_dev->list);
132
133 dummy_clock_dev->features = CLOCK_EVT_FEAT_DUMMY;
134 dummy_clock_dev->cpumask = cpumask_of(cpu);
135
136 clockevents_register_device(dummy_clock_dev);
137}
138
139
140void ipi_timer(void)
141{
142 int cpu = smp_processor_id();
143 struct clock_event_device *ce_dev = &per_cpu(clock_events, cpu);
144
145 ce_dev->event_handler(ce_dev);
146}
147#endif
148
149static irqreturn_t timer_interrupt(int irq, void *devid)
150{
151 struct clock_event_device *ce_dev = &hexagon_clockevent_dev;
152
153 iowrite32(0, &rtos_timer->enable);
154 ce_dev->event_handler(ce_dev);
155
156 return IRQ_HANDLED;
157}
158
159
160static struct irqaction rtos_timer_intdesc = {
161 .handler = timer_interrupt,
162 .flags = IRQF_TIMER | IRQF_TRIGGER_RISING,
163 .name = "rtos_timer"
164};
165
166
167
168
169
170
171
172
173
174
175void __init time_init_deferred(void)
176{
177 struct resource *resource = NULL;
178 struct clock_event_device *ce_dev = &hexagon_clockevent_dev;
179
180 ce_dev->cpumask = cpu_all_mask;
181
182 if (!resource)
183 resource = rtos_timer_device.resource;
184
185
186 rtos_timer = ioremap(resource->start, resource_size(resource));
187
188 if (!rtos_timer) {
189 release_mem_region(resource->start, resource_size(resource));
190 }
191 clocksource_register_khz(&hexagon_clocksource, pcycle_freq_mhz * 1000);
192
193
194
195
196
197
198
199 clockevents_calc_mult_shift(ce_dev, sleep_clk_freq, 4);
200
201 ce_dev->max_delta_ns = clockevent_delta2ns(0x7fffffff, ce_dev);
202 ce_dev->min_delta_ns = clockevent_delta2ns(0xf, ce_dev);
203
204#ifdef CONFIG_SMP
205 setup_percpu_clockdev();
206#endif
207
208 clockevents_register_device(ce_dev);
209 setup_irq(ce_dev->irq, &rtos_timer_intdesc);
210}
211
212void __init time_init(void)
213{
214 late_time_init = time_init_deferred;
215}
216
217void __delay(unsigned long cycles)
218{
219 unsigned long long start = __vmgettime();
220
221 while ((__vmgettime() - start) < cycles)
222 cpu_relax();
223}
224EXPORT_SYMBOL(__delay);
225
226
227
228
229
230static long long fudgefactor = 350;
231
232void __udelay(unsigned long usecs)
233{
234 unsigned long long start = __vmgettime();
235 unsigned long long finish = (pcycle_freq_mhz * usecs) - fudgefactor;
236
237 while ((__vmgettime() - start) < finish)
238 cpu_relax();
239}
240EXPORT_SYMBOL(__udelay);
241