1/******************************************************************************* 2* 3* Copyright (c) 2015-2016 Intel Corporation. All rights reserved. 4* 5* This software is available to you under a choice of one of two 6* licenses. You may choose to be licensed under the terms of the GNU 7* General Public License (GPL) Version 2, available from the file 8* COPYING in the main directory of this source tree, or the 9* OpenFabrics.org BSD license below: 10* 11* Redistribution and use in source and binary forms, with or 12* without modification, are permitted provided that the following 13* conditions are met: 14* 15* - Redistributions of source code must retain the above 16* copyright notice, this list of conditions and the following 17* disclaimer. 18* 19* - Redistributions in binary form must reproduce the above 20* copyright notice, this list of conditions and the following 21* disclaimer in the documentation and/or other materials 22* provided with the distribution. 23* 24* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, 25* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF 26* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND 27* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS 28* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN 29* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 30* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE 31* SOFTWARE. 32* 33*******************************************************************************/ 34 35#ifndef I40IW_VERBS_H 36#define I40IW_VERBS_H 37 38struct i40iw_ucontext { 39 struct ib_ucontext ibucontext; 40 struct i40iw_device *iwdev; 41 struct list_head cq_reg_mem_list; 42 spinlock_t cq_reg_mem_list_lock; /* memory list for cq's */ 43 struct list_head qp_reg_mem_list; 44 spinlock_t qp_reg_mem_list_lock; /* memory list for qp's */ 45}; 46 47struct i40iw_pd { 48 struct ib_pd ibpd; 49 struct i40iw_sc_pd sc_pd; 50 atomic_t usecount; 51}; 52 53struct i40iw_hmc_pble { 54 union { 55 u32 idx; 56 dma_addr_t addr; 57 }; 58}; 59 60struct i40iw_cq_mr { 61 struct i40iw_hmc_pble cq_pbl; 62 dma_addr_t shadow; 63}; 64 65struct i40iw_qp_mr { 66 struct i40iw_hmc_pble sq_pbl; 67 struct i40iw_hmc_pble rq_pbl; 68 dma_addr_t shadow; 69 struct page *sq_page; 70}; 71 72struct i40iw_pbl { 73 struct list_head list; 74 union { 75 struct i40iw_qp_mr qp_mr; 76 struct i40iw_cq_mr cq_mr; 77 }; 78 79 bool pbl_allocated; 80 u64 user_base; 81 struct i40iw_pble_alloc pble_alloc; 82 struct i40iw_mr *iwmr; 83}; 84 85#define MAX_SAVE_PAGE_ADDRS 4 86struct i40iw_mr { 87 union { 88 struct ib_mr ibmr; 89 struct ib_mw ibmw; 90 struct ib_fmr ibfmr; 91 }; 92 struct ib_umem *region; 93 u16 type; 94 u32 page_cnt; 95 u32 stag; 96 u64 length; 97 u64 pgaddrmem[MAX_SAVE_PAGE_ADDRS]; 98 struct i40iw_pbl iwpbl; 99}; 100 101struct i40iw_cq { 102 struct ib_cq ibcq; 103 struct i40iw_sc_cq sc_cq; 104 u16 cq_head; 105 u16 cq_size; 106 u16 cq_number; 107 bool user_mode; 108 u32 polled_completions; 109 u32 cq_mem_size; 110 struct i40iw_dma_mem kmem; 111 spinlock_t lock; /* for poll cq */ 112 struct i40iw_pbl *iwpbl; 113}; 114 115struct disconn_work { 116 struct work_struct work; 117 struct i40iw_qp *iwqp; 118}; 119 120struct iw_cm_id; 121struct ietf_mpa_frame; 122struct i40iw_ud_file; 123 124struct i40iw_qp_kmode { 125 struct i40iw_dma_mem dma_mem; 126 u64 *wrid_mem; 127}; 128 129struct i40iw_qp { 130 struct ib_qp ibqp; 131 struct i40iw_sc_qp sc_qp; 132 struct i40iw_device *iwdev; 133 struct i40iw_cq *iwscq; 134 struct i40iw_cq *iwrcq; 135 struct i40iw_pd *iwpd; 136 struct i40iw_qp_host_ctx_info ctx_info; 137 struct i40iwarp_offload_info iwarp_info; 138 void *allocated_buffer; 139 atomic_t refcount; 140 struct iw_cm_id *cm_id; 141 void *cm_node; 142 struct ib_mr *lsmm_mr; 143 struct work_struct work; 144 enum ib_qp_state ibqp_state; 145 u32 iwarp_state; 146 u32 qp_mem_size; 147 u32 last_aeq; 148 atomic_t close_timer_started; 149 spinlock_t lock; /* for post work requests */ 150 struct i40iw_qp_context *iwqp_context; 151 void *pbl_vbase; 152 dma_addr_t pbl_pbase; 153 struct page *page; 154 u8 active_conn:1; 155 u8 user_mode:1; 156 u8 hte_added:1; 157 u8 flush_issued:1; 158 u8 destroyed:1; 159 u8 sig_all:1; 160 u8 pau_mode:1; 161 u8 rsvd:1; 162 u16 term_sq_flush_code; 163 u16 term_rq_flush_code; 164 u8 hw_iwarp_state; 165 u8 hw_tcp_state; 166 struct i40iw_qp_kmode kqp; 167 struct i40iw_dma_mem host_ctx; 168 struct timer_list terminate_timer; 169 struct i40iw_pbl *iwpbl; 170 struct i40iw_dma_mem q2_ctx_mem; 171 struct i40iw_dma_mem ietf_mem; 172}; 173#endif 174