1
2
3
4
5
6
7
8#ifndef __QETH_CORE_MPC_H__
9#define __QETH_CORE_MPC_H__
10
11#include <asm/qeth.h>
12
13#define IPA_PDU_HEADER_SIZE 0x40
14#define QETH_IPA_PDU_LEN_TOTAL(buffer) (buffer + 0x0e)
15#define QETH_IPA_PDU_LEN_PDU1(buffer) (buffer + 0x26)
16#define QETH_IPA_PDU_LEN_PDU2(buffer) (buffer + 0x29)
17#define QETH_IPA_PDU_LEN_PDU3(buffer) (buffer + 0x3a)
18
19extern unsigned char IPA_PDU_HEADER[];
20#define QETH_IPA_CMD_DEST_ADDR(buffer) (buffer + 0x2c)
21
22#define IPA_CMD_LENGTH (IPA_PDU_HEADER_SIZE + sizeof(struct qeth_ipa_cmd))
23
24#define QETH_SEQ_NO_LENGTH 4
25#define QETH_MPC_TOKEN_LENGTH 4
26#define QETH_MCL_LENGTH 4
27#define OSA_ADDR_LEN 6
28
29#define QETH_TIMEOUT (10 * HZ)
30#define QETH_IPA_TIMEOUT (45 * HZ)
31#define QETH_IDX_COMMAND_SEQNO 0xffff0000
32#define SR_INFO_LEN 16
33
34#define QETH_CLEAR_CHANNEL_PARM -10
35#define QETH_HALT_CHANNEL_PARM -11
36#define QETH_RCD_PARM -12
37
38
39
40
41#define IPA_CMD_INITIATOR_HOST 0x00
42#define IPA_CMD_INITIATOR_OSA 0x01
43#define IPA_CMD_INITIATOR_HOST_REPLY 0x80
44#define IPA_CMD_INITIATOR_OSA_REPLY 0x81
45#define IPA_CMD_PRIM_VERSION_NO 0x01
46
47enum qeth_card_types {
48 QETH_CARD_TYPE_UNKNOWN = 0,
49 QETH_CARD_TYPE_OSD = 1,
50 QETH_CARD_TYPE_IQD = 5,
51 QETH_CARD_TYPE_OSN = 6,
52 QETH_CARD_TYPE_OSM = 3,
53 QETH_CARD_TYPE_OSX = 2,
54};
55
56#define QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE 0x18
57
58enum qeth_link_types {
59 QETH_LINK_TYPE_FAST_ETH = 0x01,
60 QETH_LINK_TYPE_HSTR = 0x02,
61 QETH_LINK_TYPE_GBIT_ETH = 0x03,
62 QETH_LINK_TYPE_OSN = 0x04,
63 QETH_LINK_TYPE_10GBIT_ETH = 0x10,
64 QETH_LINK_TYPE_LANE_ETH100 = 0x81,
65 QETH_LINK_TYPE_LANE_TR = 0x82,
66 QETH_LINK_TYPE_LANE_ETH1000 = 0x83,
67 QETH_LINK_TYPE_LANE = 0x88,
68 QETH_LINK_TYPE_ATM_NATIVE = 0x90,
69};
70
71
72
73
74#define RESET_ROUTING_FLAG 0x10
75enum qeth_routing_types {
76
77 NO_ROUTER = 0,
78 PRIMARY_ROUTER = 1,
79 SECONDARY_ROUTER = 2,
80 MULTICAST_ROUTER = 3,
81 PRIMARY_CONNECTOR = 4,
82 SECONDARY_CONNECTOR = 5,
83};
84
85
86enum qeth_ipa_cmds {
87 IPA_CMD_STARTLAN = 0x01,
88 IPA_CMD_STOPLAN = 0x02,
89 IPA_CMD_SETVMAC = 0x21,
90 IPA_CMD_DELVMAC = 0x22,
91 IPA_CMD_SETGMAC = 0x23,
92 IPA_CMD_DELGMAC = 0x24,
93 IPA_CMD_SETVLAN = 0x25,
94 IPA_CMD_DELVLAN = 0x26,
95 IPA_CMD_SETBRIDGEPORT_OSA = 0x2b,
96 IPA_CMD_SETCCID = 0x41,
97 IPA_CMD_DELCCID = 0x42,
98 IPA_CMD_MODCCID = 0x43,
99 IPA_CMD_SETIP = 0xb1,
100 IPA_CMD_QIPASSIST = 0xb2,
101 IPA_CMD_SETASSPARMS = 0xb3,
102 IPA_CMD_SETIPM = 0xb4,
103 IPA_CMD_DELIPM = 0xb5,
104 IPA_CMD_SETRTG = 0xb6,
105 IPA_CMD_DELIP = 0xb7,
106 IPA_CMD_SETADAPTERPARMS = 0xb8,
107 IPA_CMD_SET_DIAG_ASS = 0xb9,
108 IPA_CMD_SETBRIDGEPORT_IQD = 0xbe,
109 IPA_CMD_CREATE_ADDR = 0xc3,
110 IPA_CMD_DESTROY_ADDR = 0xc4,
111 IPA_CMD_REGISTER_LOCAL_ADDR = 0xd1,
112 IPA_CMD_UNREGISTER_LOCAL_ADDR = 0xd2,
113 IPA_CMD_ADDRESS_CHANGE_NOTIF = 0xd3,
114 IPA_CMD_UNKNOWN = 0x00
115};
116
117enum qeth_ip_ass_cmds {
118 IPA_CMD_ASS_START = 0x0001,
119 IPA_CMD_ASS_STOP = 0x0002,
120 IPA_CMD_ASS_CONFIGURE = 0x0003,
121 IPA_CMD_ASS_ENABLE = 0x0004,
122};
123
124enum qeth_arp_process_subcmds {
125 IPA_CMD_ASS_ARP_SET_NO_ENTRIES = 0x0003,
126 IPA_CMD_ASS_ARP_QUERY_CACHE = 0x0004,
127 IPA_CMD_ASS_ARP_ADD_ENTRY = 0x0005,
128 IPA_CMD_ASS_ARP_REMOVE_ENTRY = 0x0006,
129 IPA_CMD_ASS_ARP_FLUSH_CACHE = 0x0007,
130 IPA_CMD_ASS_ARP_QUERY_INFO = 0x0104,
131 IPA_CMD_ASS_ARP_QUERY_STATS = 0x0204,
132};
133
134
135
136
137
138enum qeth_ipa_return_codes {
139 IPA_RC_SUCCESS = 0x0000,
140 IPA_RC_NOTSUPP = 0x0001,
141 IPA_RC_IP_TABLE_FULL = 0x0002,
142 IPA_RC_UNKNOWN_ERROR = 0x0003,
143 IPA_RC_UNSUPPORTED_COMMAND = 0x0004,
144 IPA_RC_TRACE_ALREADY_ACTIVE = 0x0005,
145 IPA_RC_INVALID_FORMAT = 0x0006,
146 IPA_RC_DUP_IPV6_REMOTE = 0x0008,
147 IPA_RC_DUP_IPV6_HOME = 0x0010,
148 IPA_RC_UNREGISTERED_ADDR = 0x0011,
149 IPA_RC_NO_ID_AVAILABLE = 0x0012,
150 IPA_RC_ID_NOT_FOUND = 0x0013,
151 IPA_RC_INVALID_IP_VERSION = 0x0020,
152 IPA_RC_LAN_FRAME_MISMATCH = 0x0040,
153 IPA_RC_L2_UNSUPPORTED_CMD = 0x2003,
154 IPA_RC_L2_DUP_MAC = 0x2005,
155 IPA_RC_L2_ADDR_TABLE_FULL = 0x2006,
156 IPA_RC_L2_DUP_LAYER3_MAC = 0x200a,
157 IPA_RC_L2_GMAC_NOT_FOUND = 0x200b,
158 IPA_RC_L2_MAC_NOT_AUTH_BY_HYP = 0x200c,
159 IPA_RC_L2_MAC_NOT_AUTH_BY_ADP = 0x200d,
160 IPA_RC_L2_MAC_NOT_FOUND = 0x2010,
161 IPA_RC_L2_INVALID_VLAN_ID = 0x2015,
162 IPA_RC_L2_DUP_VLAN_ID = 0x2016,
163 IPA_RC_L2_VLAN_ID_NOT_FOUND = 0x2017,
164 IPA_RC_DATA_MISMATCH = 0xe001,
165 IPA_RC_INVALID_MTU_SIZE = 0xe002,
166 IPA_RC_INVALID_LANTYPE = 0xe003,
167 IPA_RC_INVALID_LANNUM = 0xe004,
168 IPA_RC_DUPLICATE_IP_ADDRESS = 0xe005,
169 IPA_RC_IP_ADDR_TABLE_FULL = 0xe006,
170 IPA_RC_LAN_PORT_STATE_ERROR = 0xe007,
171 IPA_RC_SETIP_NO_STARTLAN = 0xe008,
172 IPA_RC_SETIP_ALREADY_RECEIVED = 0xe009,
173 IPA_RC_IP_ADDR_ALREADY_USED = 0xe00a,
174 IPA_RC_MC_ADDR_NOT_FOUND = 0xe00b,
175 IPA_RC_SETIP_INVALID_VERSION = 0xe00d,
176 IPA_RC_UNSUPPORTED_SUBCMD = 0xe00e,
177 IPA_RC_ARP_ASSIST_NO_ENABLE = 0xe00f,
178 IPA_RC_PRIMARY_ALREADY_DEFINED = 0xe010,
179 IPA_RC_SECOND_ALREADY_DEFINED = 0xe011,
180 IPA_RC_INVALID_SETRTG_INDICATOR = 0xe012,
181 IPA_RC_MC_ADDR_ALREADY_DEFINED = 0xe013,
182 IPA_RC_LAN_OFFLINE = 0xe080,
183 IPA_RC_VEPA_TO_VEB_TRANSITION = 0xe090,
184 IPA_RC_INVALID_IP_VERSION2 = 0xf001,
185 IPA_RC_ENOMEM = 0xfffe,
186 IPA_RC_FFFF = 0xffff
187};
188
189#define IPA_RC_IP_ADDRESS_NOT_DEFINED IPA_RC_PRIMARY_ALREADY_DEFINED
190
191#define IPA_RC_INVALID_SUBCMD IPA_RC_IP_TABLE_FULL
192#define IPA_RC_HARDWARE_AUTH_ERROR IPA_RC_UNKNOWN_ERROR
193
194
195enum qeth_ipa_funcs {
196 IPA_ARP_PROCESSING = 0x00000001L,
197 IPA_INBOUND_CHECKSUM = 0x00000002L,
198 IPA_OUTBOUND_CHECKSUM = 0x00000004L,
199 IPA_IP_FRAGMENTATION = 0x00000008L,
200 IPA_FILTERING = 0x00000010L,
201 IPA_IPV6 = 0x00000020L,
202 IPA_MULTICASTING = 0x00000040L,
203 IPA_IP_REASSEMBLY = 0x00000080L,
204 IPA_QUERY_ARP_COUNTERS = 0x00000100L,
205 IPA_QUERY_ARP_ADDR_INFO = 0x00000200L,
206 IPA_SETADAPTERPARMS = 0x00000400L,
207 IPA_VLAN_PRIO = 0x00000800L,
208 IPA_PASSTHRU = 0x00001000L,
209 IPA_FLUSH_ARP_SUPPORT = 0x00002000L,
210 IPA_FULL_VLAN = 0x00004000L,
211 IPA_INBOUND_PASSTHRU = 0x00008000L,
212 IPA_SOURCE_MAC = 0x00010000L,
213 IPA_OSA_MC_ROUTER = 0x00020000L,
214 IPA_QUERY_ARP_ASSIST = 0x00040000L,
215 IPA_INBOUND_TSO = 0x00080000L,
216 IPA_OUTBOUND_TSO = 0x00100000L,
217};
218
219
220enum qeth_ipa_setdelip_flags {
221 QETH_IPA_SETDELIP_DEFAULT = 0x00L,
222 QETH_IPA_SETIP_VIPA_FLAG = 0x01L,
223 QETH_IPA_SETIP_TAKEOVER_FLAG = 0x02L,
224 QETH_IPA_DELIP_ADDR_2_B_TAKEN_OVER = 0x20L,
225 QETH_IPA_DELIP_VIPA_FLAG = 0x40L,
226 QETH_IPA_DELIP_ADDR_NEEDS_SETIP = 0x80L,
227};
228
229
230enum qeth_ipa_setadp_cmd {
231 IPA_SETADP_QUERY_COMMANDS_SUPPORTED = 0x00000001L,
232 IPA_SETADP_ALTER_MAC_ADDRESS = 0x00000002L,
233 IPA_SETADP_ADD_DELETE_GROUP_ADDRESS = 0x00000004L,
234 IPA_SETADP_ADD_DELETE_FUNCTIONAL_ADDR = 0x00000008L,
235 IPA_SETADP_SET_ADDRESSING_MODE = 0x00000010L,
236 IPA_SETADP_SET_CONFIG_PARMS = 0x00000020L,
237 IPA_SETADP_SET_CONFIG_PARMS_EXTENDED = 0x00000040L,
238 IPA_SETADP_SET_BROADCAST_MODE = 0x00000080L,
239 IPA_SETADP_SEND_OSA_MESSAGE = 0x00000100L,
240 IPA_SETADP_SET_SNMP_CONTROL = 0x00000200L,
241 IPA_SETADP_QUERY_CARD_INFO = 0x00000400L,
242 IPA_SETADP_SET_PROMISC_MODE = 0x00000800L,
243 IPA_SETADP_SET_DIAG_ASSIST = 0x00002000L,
244 IPA_SETADP_SET_ACCESS_CONTROL = 0x00010000L,
245 IPA_SETADP_QUERY_OAT = 0x00080000L,
246 IPA_SETADP_QUERY_SWITCH_ATTRIBUTES = 0x00100000L,
247};
248enum qeth_ipa_mac_ops {
249 CHANGE_ADDR_READ_MAC = 0,
250 CHANGE_ADDR_REPLACE_MAC = 1,
251 CHANGE_ADDR_ADD_MAC = 2,
252 CHANGE_ADDR_DEL_MAC = 4,
253 CHANGE_ADDR_RESET_MAC = 8,
254};
255enum qeth_ipa_addr_ops {
256 CHANGE_ADDR_READ_ADDR = 0,
257 CHANGE_ADDR_ADD_ADDR = 1,
258 CHANGE_ADDR_DEL_ADDR = 2,
259 CHANGE_ADDR_FLUSH_ADDR_TABLE = 4,
260};
261enum qeth_ipa_promisc_modes {
262 SET_PROMISC_MODE_OFF = 0,
263 SET_PROMISC_MODE_ON = 1,
264};
265enum qeth_ipa_isolation_modes {
266 ISOLATION_MODE_NONE = 0x00000000L,
267 ISOLATION_MODE_FWD = 0x00000001L,
268 ISOLATION_MODE_DROP = 0x00000002L,
269};
270enum qeth_ipa_set_access_mode_rc {
271 SET_ACCESS_CTRL_RC_SUCCESS = 0x0000,
272 SET_ACCESS_CTRL_RC_NOT_SUPPORTED = 0x0004,
273 SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED = 0x0008,
274 SET_ACCESS_CTRL_RC_ALREADY_ISOLATED = 0x0010,
275 SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER = 0x0014,
276 SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF = 0x0018,
277 SET_ACCESS_CTRL_RC_REFLREL_UNSUPPORTED = 0x0022,
278 SET_ACCESS_CTRL_RC_REFLREL_FAILED = 0x0024,
279 SET_ACCESS_CTRL_RC_REFLREL_DEACT_FAILED = 0x0028,
280};
281enum qeth_card_info_card_type {
282 CARD_INFO_TYPE_1G_COPPER_A = 0x61,
283 CARD_INFO_TYPE_1G_FIBRE_A = 0x71,
284 CARD_INFO_TYPE_10G_FIBRE_A = 0x91,
285 CARD_INFO_TYPE_1G_COPPER_B = 0xb1,
286 CARD_INFO_TYPE_1G_FIBRE_B = 0xa1,
287 CARD_INFO_TYPE_10G_FIBRE_B = 0xc1,
288};
289enum qeth_card_info_port_mode {
290 CARD_INFO_PORTM_HALFDUPLEX = 0x0002,
291 CARD_INFO_PORTM_FULLDUPLEX = 0x0003,
292};
293enum qeth_card_info_port_speed {
294 CARD_INFO_PORTS_10M = 0x00000005,
295 CARD_INFO_PORTS_100M = 0x00000006,
296 CARD_INFO_PORTS_1G = 0x00000007,
297 CARD_INFO_PORTS_10G = 0x00000008,
298};
299
300
301struct qeth_ipacmd_setdelip4 {
302 __u8 ip_addr[4];
303 __u8 mask[4];
304 __u32 flags;
305} __attribute__ ((packed));
306
307struct qeth_ipacmd_setdelip6 {
308 __u8 ip_addr[16];
309 __u8 mask[16];
310 __u32 flags;
311} __attribute__ ((packed));
312
313struct qeth_ipacmd_setdelipm {
314 __u8 mac[6];
315 __u8 padding[2];
316 __u8 ip6[12];
317 __u8 ip4[4];
318} __attribute__ ((packed));
319
320struct qeth_ipacmd_layer2setdelmac {
321 __u32 mac_length;
322 __u8 mac[6];
323} __attribute__ ((packed));
324
325struct qeth_ipacmd_layer2setdelvlan {
326 __u16 vlan_id;
327} __attribute__ ((packed));
328
329
330struct qeth_ipacmd_setassparms_hdr {
331 __u32 assist_no;
332 __u16 length;
333 __u16 command_code;
334 __u16 return_code;
335 __u8 number_of_replies;
336 __u8 seq_no;
337} __attribute__((packed));
338
339struct qeth_arp_query_data {
340 __u16 request_bits;
341 __u16 reply_bits;
342 __u32 no_entries;
343 char data;
344} __attribute__((packed));
345
346
347struct qeth_arp_query_info {
348 __u32 udata_len;
349 __u16 mask_bits;
350 __u32 udata_offset;
351 __u32 no_entries;
352 char *udata;
353};
354
355
356struct qeth_ipacmd_setassparms {
357 struct qeth_ipacmd_setassparms_hdr hdr;
358 union {
359 __u32 flags_32bit;
360 struct qeth_arp_cache_entry add_arp_entry;
361 struct qeth_arp_query_data query_arp;
362 __u8 ip[16];
363 } data;
364} __attribute__ ((packed));
365
366
367
368struct qeth_set_routing {
369 __u8 type;
370};
371
372
373struct qeth_query_cmds_supp {
374 __u32 no_lantypes_supp;
375 __u8 lan_type;
376 __u8 reserved1[3];
377 __u32 supported_cmds;
378 __u8 reserved2[8];
379} __attribute__ ((packed));
380
381struct qeth_change_addr {
382 __u32 cmd;
383 __u32 addr_size;
384 __u32 no_macs;
385 __u8 addr[OSA_ADDR_LEN];
386} __attribute__ ((packed));
387
388
389struct qeth_snmp_cmd {
390 __u8 token[16];
391 __u32 request;
392 __u32 interface;
393 __u32 returncode;
394 __u32 firmwarelevel;
395 __u32 seqno;
396 __u8 data;
397} __attribute__ ((packed));
398
399struct qeth_snmp_ureq_hdr {
400 __u32 data_len;
401 __u32 req_len;
402 __u32 reserved1;
403 __u32 reserved2;
404} __attribute__ ((packed));
405
406struct qeth_snmp_ureq {
407 struct qeth_snmp_ureq_hdr hdr;
408 struct qeth_snmp_cmd cmd;
409} __attribute__((packed));
410
411
412struct qeth_set_access_ctrl {
413 __u32 subcmd_code;
414 __u8 reserved[8];
415} __attribute__((packed));
416
417struct qeth_query_oat {
418 __u32 subcmd_code;
419 __u8 reserved[12];
420} __packed;
421
422struct qeth_qoat_priv {
423 __u32 buffer_len;
424 __u32 response_len;
425 char *buffer;
426};
427
428struct qeth_query_card_info {
429 __u8 card_type;
430 __u8 reserved1;
431 __u16 port_mode;
432 __u32 port_speed;
433 __u32 reserved2;
434};
435
436#define QETH_SWITCH_FORW_802_1 0x00000001
437#define QETH_SWITCH_FORW_REFL_RELAY 0x00000002
438#define QETH_SWITCH_CAP_RTE 0x00000004
439#define QETH_SWITCH_CAP_ECP 0x00000008
440#define QETH_SWITCH_CAP_VDP 0x00000010
441
442struct qeth_query_switch_attributes {
443 __u8 version;
444 __u8 reserved1;
445 __u16 reserved2;
446 __u32 capabilities;
447 __u32 settings;
448 __u8 reserved3[8];
449};
450
451struct qeth_ipacmd_setadpparms_hdr {
452 __u32 supp_hw_cmds;
453 __u32 reserved1;
454 __u16 cmdlength;
455 __u16 reserved2;
456 __u32 command_code;
457 __u16 return_code;
458 __u8 used_total;
459 __u8 seq_no;
460 __u32 reserved3;
461} __attribute__ ((packed));
462
463struct qeth_ipacmd_setadpparms {
464 struct qeth_ipacmd_setadpparms_hdr hdr;
465 union {
466 struct qeth_query_cmds_supp query_cmds_supp;
467 struct qeth_change_addr change_addr;
468 struct qeth_snmp_cmd snmp;
469 struct qeth_set_access_ctrl set_access_ctrl;
470 struct qeth_query_oat query_oat;
471 struct qeth_query_card_info card_info;
472 struct qeth_query_switch_attributes query_switch_attributes;
473 __u32 mode;
474 } data;
475} __attribute__ ((packed));
476
477
478struct qeth_create_destroy_address {
479 __u8 unique_id[8];
480} __attribute__ ((packed));
481
482
483
484enum qeth_diags_cmds {
485 QETH_DIAGS_CMD_QUERY = 0x0001,
486 QETH_DIAGS_CMD_TRAP = 0x0002,
487 QETH_DIAGS_CMD_TRACE = 0x0004,
488 QETH_DIAGS_CMD_NOLOG = 0x0008,
489 QETH_DIAGS_CMD_DUMP = 0x0010,
490};
491
492enum qeth_diags_trace_types {
493 QETH_DIAGS_TYPE_HIPERSOCKET = 0x02,
494};
495
496enum qeth_diags_trace_cmds {
497 QETH_DIAGS_CMD_TRACE_ENABLE = 0x0001,
498 QETH_DIAGS_CMD_TRACE_DISABLE = 0x0002,
499 QETH_DIAGS_CMD_TRACE_MODIFY = 0x0004,
500 QETH_DIAGS_CMD_TRACE_REPLACE = 0x0008,
501 QETH_DIAGS_CMD_TRACE_QUERY = 0x0010,
502};
503
504enum qeth_diags_trap_action {
505 QETH_DIAGS_TRAP_ARM = 0x01,
506 QETH_DIAGS_TRAP_DISARM = 0x02,
507 QETH_DIAGS_TRAP_CAPTURE = 0x04,
508};
509
510struct qeth_ipacmd_diagass {
511 __u32 host_tod2;
512 __u32:32;
513 __u16 subcmd_len;
514 __u16:16;
515 __u32 subcmd;
516 __u8 type;
517 __u8 action;
518 __u16 options;
519 __u32 ext;
520 __u8 cdata[64];
521} __attribute__ ((packed));
522
523
524enum qeth_ipa_sbp_cmd {
525 IPA_SBP_QUERY_COMMANDS_SUPPORTED = 0x00000000L,
526 IPA_SBP_RESET_BRIDGE_PORT_ROLE = 0x00000001L,
527 IPA_SBP_SET_PRIMARY_BRIDGE_PORT = 0x00000002L,
528 IPA_SBP_SET_SECONDARY_BRIDGE_PORT = 0x00000004L,
529 IPA_SBP_QUERY_BRIDGE_PORTS = 0x00000008L,
530 IPA_SBP_BRIDGE_PORT_STATE_CHANGE = 0x00000010L,
531};
532
533struct net_if_token {
534 __u16 devnum;
535 __u8 cssid;
536 __u8 iid;
537 __u8 ssid;
538 __u8 chpid;
539 __u16 chid;
540} __packed;
541
542struct mac_addr_lnid {
543 __u8 mac[6];
544 __u16 lnid;
545} __packed;
546
547struct qeth_ipacmd_sbp_hdr {
548 __u32 supported_sbp_cmds;
549 __u32 enabled_sbp_cmds;
550 __u16 cmdlength;
551 __u16 reserved1;
552 __u32 command_code;
553 __u16 return_code;
554 __u8 used_total;
555 __u8 seq_no;
556 __u32 reserved2;
557} __packed;
558
559struct qeth_sbp_query_cmds_supp {
560 __u32 supported_cmds;
561 __u32 reserved;
562} __packed;
563
564struct qeth_sbp_reset_role {
565} __packed;
566
567struct qeth_sbp_set_primary {
568 struct net_if_token token;
569} __packed;
570
571struct qeth_sbp_set_secondary {
572} __packed;
573
574struct qeth_sbp_port_entry {
575 __u8 role;
576 __u8 state;
577 __u8 reserved1;
578 __u8 reserved2;
579 struct net_if_token token;
580} __packed;
581
582struct qeth_sbp_query_ports {
583 __u8 primary_bp_supported;
584 __u8 secondary_bp_supported;
585 __u8 num_entries;
586 __u8 entry_length;
587 struct qeth_sbp_port_entry entry[];
588} __packed;
589
590struct qeth_sbp_state_change {
591 __u8 primary_bp_supported;
592 __u8 secondary_bp_supported;
593 __u8 num_entries;
594 __u8 entry_length;
595 struct qeth_sbp_port_entry entry[];
596} __packed;
597
598struct qeth_ipacmd_setbridgeport {
599 struct qeth_ipacmd_sbp_hdr hdr;
600 union {
601 struct qeth_sbp_query_cmds_supp query_cmds_supp;
602 struct qeth_sbp_reset_role reset_role;
603 struct qeth_sbp_set_primary set_primary;
604 struct qeth_sbp_set_secondary set_secondary;
605 struct qeth_sbp_query_ports query_ports;
606 struct qeth_sbp_state_change state_change;
607 } data;
608} __packed;
609
610
611
612enum qeth_ipa_addr_change_code {
613 IPA_ADDR_CHANGE_CODE_VLANID = 0x01,
614 IPA_ADDR_CHANGE_CODE_MACADDR = 0x02,
615 IPA_ADDR_CHANGE_CODE_REMOVAL = 0x80,
616};
617enum qeth_ipa_addr_change_retcode {
618 IPA_ADDR_CHANGE_RETCODE_OK = 0x0000,
619 IPA_ADDR_CHANGE_RETCODE_LOSTEVENTS = 0x0010,
620};
621enum qeth_ipa_addr_change_lostmask {
622 IPA_ADDR_CHANGE_MASK_OVERFLOW = 0x01,
623 IPA_ADDR_CHANGE_MASK_STATECHANGE = 0x02,
624};
625
626struct qeth_ipacmd_addr_change_entry {
627 struct net_if_token token;
628 struct mac_addr_lnid addr_lnid;
629 __u8 change_code;
630 __u8 reserved1;
631 __u16 reserved2;
632} __packed;
633
634struct qeth_ipacmd_addr_change {
635 __u8 lost_event_mask;
636 __u8 reserved;
637 __u16 num_entries;
638 struct qeth_ipacmd_addr_change_entry entry[];
639} __packed;
640
641
642struct qeth_ipacmd_hdr {
643 __u8 command;
644 __u8 initiator;
645 __u16 seqno;
646 __u16 return_code;
647 __u8 adapter_type;
648 __u8 rel_adapter_no;
649 __u8 prim_version_no;
650 __u8 param_count;
651 __u16 prot_version;
652 __u32 ipa_supported;
653 __u32 ipa_enabled;
654} __attribute__ ((packed));
655
656
657struct qeth_ipa_cmd {
658 struct qeth_ipacmd_hdr hdr;
659 union {
660 struct qeth_ipacmd_setdelip4 setdelip4;
661 struct qeth_ipacmd_setdelip6 setdelip6;
662 struct qeth_ipacmd_setdelipm setdelipm;
663 struct qeth_ipacmd_setassparms setassparms;
664 struct qeth_ipacmd_layer2setdelmac setdelmac;
665 struct qeth_ipacmd_layer2setdelvlan setdelvlan;
666 struct qeth_create_destroy_address create_destroy_addr;
667 struct qeth_ipacmd_setadpparms setadapterparms;
668 struct qeth_set_routing setrtg;
669 struct qeth_ipacmd_diagass diagass;
670 struct qeth_ipacmd_setbridgeport sbp;
671 struct qeth_ipacmd_addr_change addrchange;
672 } data;
673} __attribute__ ((packed));
674
675
676
677
678
679
680enum qeth_ipa_arp_return_codes {
681 QETH_IPA_ARP_RC_SUCCESS = 0x0000,
682 QETH_IPA_ARP_RC_FAILED = 0x0001,
683 QETH_IPA_ARP_RC_NOTSUPP = 0x0002,
684 QETH_IPA_ARP_RC_OUT_OF_RANGE = 0x0003,
685 QETH_IPA_ARP_RC_Q_NOTSUPP = 0x0004,
686 QETH_IPA_ARP_RC_Q_NO_DATA = 0x0008,
687};
688
689extern char *qeth_get_ipa_msg(enum qeth_ipa_return_codes rc);
690extern char *qeth_get_ipa_cmd_name(enum qeth_ipa_cmds cmd);
691
692#define QETH_SETASS_BASE_LEN (sizeof(struct qeth_ipacmd_hdr) + \
693 sizeof(struct qeth_ipacmd_setassparms_hdr))
694#define QETH_IPA_ARP_DATA_POS(buffer) (buffer + IPA_PDU_HEADER_SIZE + \
695 QETH_SETASS_BASE_LEN)
696#define QETH_SETADP_BASE_LEN (sizeof(struct qeth_ipacmd_hdr) + \
697 sizeof(struct qeth_ipacmd_setadpparms_hdr))
698#define QETH_SNMP_SETADP_CMDLENGTH 16
699
700#define QETH_ARP_DATA_SIZE 3968
701#define QETH_ARP_CMD_LEN (QETH_ARP_DATA_SIZE + 8)
702
703#define IS_IPA_REPLY(cmd) ((cmd->hdr.initiator == IPA_CMD_INITIATOR_HOST) || \
704 (cmd->hdr.initiator == IPA_CMD_INITIATOR_OSA_REPLY))
705
706
707
708
709
710
711extern unsigned char WRITE_CCW[];
712extern unsigned char READ_CCW[];
713
714extern unsigned char CM_ENABLE[];
715#define CM_ENABLE_SIZE 0x63
716#define QETH_CM_ENABLE_ISSUER_RM_TOKEN(buffer) (buffer + 0x2c)
717#define QETH_CM_ENABLE_FILTER_TOKEN(buffer) (buffer + 0x53)
718#define QETH_CM_ENABLE_USER_DATA(buffer) (buffer + 0x5b)
719
720#define QETH_CM_ENABLE_RESP_FILTER_TOKEN(buffer) \
721 (PDU_ENCAPSULATION(buffer) + 0x13)
722
723
724extern unsigned char CM_SETUP[];
725#define CM_SETUP_SIZE 0x64
726#define QETH_CM_SETUP_DEST_ADDR(buffer) (buffer + 0x2c)
727#define QETH_CM_SETUP_CONNECTION_TOKEN(buffer) (buffer + 0x51)
728#define QETH_CM_SETUP_FILTER_TOKEN(buffer) (buffer + 0x5a)
729
730#define QETH_CM_SETUP_RESP_DEST_ADDR(buffer) \
731 (PDU_ENCAPSULATION(buffer) + 0x1a)
732
733extern unsigned char ULP_ENABLE[];
734#define ULP_ENABLE_SIZE 0x6b
735#define QETH_ULP_ENABLE_LINKNUM(buffer) (buffer + 0x61)
736#define QETH_ULP_ENABLE_DEST_ADDR(buffer) (buffer + 0x2c)
737#define QETH_ULP_ENABLE_FILTER_TOKEN(buffer) (buffer + 0x53)
738#define QETH_ULP_ENABLE_PORTNAME_AND_LL(buffer) (buffer + 0x62)
739#define QETH_ULP_ENABLE_RESP_FILTER_TOKEN(buffer) \
740 (PDU_ENCAPSULATION(buffer) + 0x13)
741#define QETH_ULP_ENABLE_RESP_MAX_MTU(buffer) \
742 (PDU_ENCAPSULATION(buffer) + 0x1f)
743#define QETH_ULP_ENABLE_RESP_DIFINFO_LEN(buffer) \
744 (PDU_ENCAPSULATION(buffer) + 0x17)
745#define QETH_ULP_ENABLE_RESP_LINK_TYPE(buffer) \
746 (PDU_ENCAPSULATION(buffer) + 0x2b)
747
748#define QETH_PROT_LAYER2 0x08
749#define QETH_PROT_TCPIP 0x03
750#define QETH_PROT_OSN2 0x0a
751#define QETH_ULP_ENABLE_PROT_TYPE(buffer) (buffer + 0x50)
752#define QETH_IPA_CMD_PROT_TYPE(buffer) (buffer + 0x19)
753
754extern unsigned char ULP_SETUP[];
755#define ULP_SETUP_SIZE 0x6c
756#define QETH_ULP_SETUP_DEST_ADDR(buffer) (buffer + 0x2c)
757#define QETH_ULP_SETUP_CONNECTION_TOKEN(buffer) (buffer + 0x51)
758#define QETH_ULP_SETUP_FILTER_TOKEN(buffer) (buffer + 0x5a)
759#define QETH_ULP_SETUP_CUA(buffer) (buffer + 0x68)
760#define QETH_ULP_SETUP_REAL_DEVADDR(buffer) (buffer + 0x6a)
761
762#define QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(buffer) \
763 (PDU_ENCAPSULATION(buffer) + 0x1a)
764
765
766extern unsigned char DM_ACT[];
767#define DM_ACT_SIZE 0x55
768#define QETH_DM_ACT_DEST_ADDR(buffer) (buffer + 0x2c)
769#define QETH_DM_ACT_CONNECTION_TOKEN(buffer) (buffer + 0x51)
770
771
772
773#define QETH_TRANSPORT_HEADER_SEQ_NO(buffer) (buffer + 4)
774#define QETH_PDU_HEADER_SEQ_NO(buffer) (buffer + 0x1c)
775#define QETH_PDU_HEADER_ACK_SEQ_NO(buffer) (buffer + 0x20)
776
777extern unsigned char IDX_ACTIVATE_READ[];
778extern unsigned char IDX_ACTIVATE_WRITE[];
779
780#define IDX_ACTIVATE_SIZE 0x22
781#define QETH_IDX_ACT_PNO(buffer) (buffer+0x0b)
782#define QETH_IDX_ACT_ISSUER_RM_TOKEN(buffer) (buffer + 0x0c)
783#define QETH_IDX_NO_PORTNAME_REQUIRED(buffer) ((buffer)[0x0b] & 0x80)
784#define QETH_IDX_ACT_FUNC_LEVEL(buffer) (buffer + 0x10)
785#define QETH_IDX_ACT_DATASET_NAME(buffer) (buffer + 0x16)
786#define QETH_IDX_ACT_QDIO_DEV_CUA(buffer) (buffer + 0x1e)
787#define QETH_IDX_ACT_QDIO_DEV_REALADDR(buffer) (buffer + 0x20)
788#define QETH_IS_IDX_ACT_POS_REPLY(buffer) (((buffer)[0x08] & 3) == 2)
789#define QETH_IDX_REPLY_LEVEL(buffer) (buffer + 0x12)
790#define QETH_IDX_ACT_CAUSE_CODE(buffer) (buffer)[0x09]
791#define QETH_IDX_ACT_ERR_EXCL 0x19
792#define QETH_IDX_ACT_ERR_AUTH 0x1E
793#define QETH_IDX_ACT_ERR_AUTH_USER 0x20
794
795#define PDU_ENCAPSULATION(buffer) \
796 (buffer + *(buffer + (*(buffer + 0x0b)) + \
797 *(buffer + *(buffer + 0x0b) + 0x11) + 0x07))
798
799#define IS_IPA(buffer) \
800 ((buffer) && \
801 (*(buffer + ((*(buffer + 0x0b)) + 4)) == 0xc1))
802
803#define ADDR_FRAME_TYPE_DIX 1
804#define ADDR_FRAME_TYPE_802_3 2
805#define ADDR_FRAME_TYPE_TR_WITHOUT_SR 0x10
806#define ADDR_FRAME_TYPE_TR_WITH_SR 0x20
807
808#endif
809
