1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102#include <linux/version.h>
103
104#include "matroxfb_base.h"
105#include "matroxfb_misc.h"
106#include "matroxfb_accel.h"
107#include "matroxfb_DAC1064.h"
108#include "matroxfb_Ti3026.h"
109#include "matroxfb_maven.h"
110#include "matroxfb_crtc2.h"
111#include "matroxfb_g450.h"
112#include <linux/matroxfb.h>
113#include <linux/interrupt.h>
114#include <linux/slab.h>
115#include <linux/uaccess.h>
116
117#ifdef CONFIG_PPC_PMAC
118#include <asm/machdep.h>
119unsigned char nvram_read_byte(int);
120static int default_vmode = VMODE_NVRAM;
121static int default_cmode = CMODE_NVRAM;
122#endif
123
124static void matroxfb_unregister_device(struct matrox_fb_info* minfo);
125
126
127
128
129
130
131
132
133
134static struct fb_var_screeninfo vesafb_defined = {
135 640,480,640,480,
136 0,0,
137 8,
138 0,
139 {0,0,0},
140 {0,0,0},
141 {0,0,0},
142 {0,0,0},
143 0,
144 FB_ACTIVATE_NOW,
145 -1,-1,
146 FB_ACCELF_TEXT,
147 39721L,48L,16L,33L,10L,
148 96L,2L,~0,
149 FB_VMODE_NONINTERLACED,
150};
151
152
153
154
155static void update_crtc2(struct matrox_fb_info *minfo, unsigned int pos)
156{
157 struct matroxfb_dh_fb_info *info = minfo->crtc2.info;
158
159
160 if (info && (info->fbcon.var.bits_per_pixel == minfo->fbcon.var.bits_per_pixel)
161 && (info->fbcon.var.xres_virtual == minfo->fbcon.var.xres_virtual)
162 && (info->fbcon.var.green.length == minfo->fbcon.var.green.length)
163 ) {
164 switch (minfo->fbcon.var.bits_per_pixel) {
165 case 16:
166 case 32:
167 pos = pos * 8;
168 if (info->interlaced) {
169 mga_outl(0x3C2C, pos);
170 mga_outl(0x3C28, pos + minfo->fbcon.var.xres_virtual * minfo->fbcon.var.bits_per_pixel / 8);
171 } else {
172 mga_outl(0x3C28, pos);
173 }
174 break;
175 }
176 }
177}
178
179static void matroxfb_crtc1_panpos(struct matrox_fb_info *minfo)
180{
181 if (minfo->crtc1.panpos >= 0) {
182 unsigned long flags;
183 int panpos;
184
185 matroxfb_DAC_lock_irqsave(flags);
186 panpos = minfo->crtc1.panpos;
187 if (panpos >= 0) {
188 unsigned int extvga_reg;
189
190 minfo->crtc1.panpos = -1;
191 extvga_reg = mga_inb(M_EXTVGA_INDEX);
192 mga_setr(M_EXTVGA_INDEX, 0x00, panpos);
193 if (extvga_reg != 0x00) {
194 mga_outb(M_EXTVGA_INDEX, extvga_reg);
195 }
196 }
197 matroxfb_DAC_unlock_irqrestore(flags);
198 }
199}
200
201static irqreturn_t matrox_irq(int irq, void *dev_id)
202{
203 u_int32_t status;
204 int handled = 0;
205 struct matrox_fb_info *minfo = dev_id;
206
207 status = mga_inl(M_STATUS);
208
209 if (status & 0x20) {
210 mga_outl(M_ICLEAR, 0x20);
211 minfo->crtc1.vsync.cnt++;
212 matroxfb_crtc1_panpos(minfo);
213 wake_up_interruptible(&minfo->crtc1.vsync.wait);
214 handled = 1;
215 }
216 if (status & 0x200) {
217 mga_outl(M_ICLEAR, 0x200);
218 minfo->crtc2.vsync.cnt++;
219 wake_up_interruptible(&minfo->crtc2.vsync.wait);
220 handled = 1;
221 }
222 return IRQ_RETVAL(handled);
223}
224
225int matroxfb_enable_irq(struct matrox_fb_info *minfo, int reenable)
226{
227 u_int32_t bm;
228
229 if (minfo->devflags.accelerator == FB_ACCEL_MATROX_MGAG400)
230 bm = 0x220;
231 else
232 bm = 0x020;
233
234 if (!test_and_set_bit(0, &minfo->irq_flags)) {
235 if (request_irq(minfo->pcidev->irq, matrox_irq,
236 IRQF_SHARED, "matroxfb", minfo)) {
237 clear_bit(0, &minfo->irq_flags);
238 return -EINVAL;
239 }
240
241 mga_outl(M_ICLEAR, bm);
242 mga_outl(M_IEN, mga_inl(M_IEN) | bm);
243 } else if (reenable) {
244 u_int32_t ien;
245
246 ien = mga_inl(M_IEN);
247 if ((ien & bm) != bm) {
248 printk(KERN_DEBUG "matroxfb: someone disabled IRQ [%08X]\n", ien);
249 mga_outl(M_IEN, ien | bm);
250 }
251 }
252 return 0;
253}
254
255static void matroxfb_disable_irq(struct matrox_fb_info *minfo)
256{
257 if (test_and_clear_bit(0, &minfo->irq_flags)) {
258
259 matroxfb_crtc1_panpos(minfo);
260 if (minfo->devflags.accelerator == FB_ACCEL_MATROX_MGAG400)
261 mga_outl(M_IEN, mga_inl(M_IEN) & ~0x220);
262 else
263 mga_outl(M_IEN, mga_inl(M_IEN) & ~0x20);
264 free_irq(minfo->pcidev->irq, minfo);
265 }
266}
267
268int matroxfb_wait_for_sync(struct matrox_fb_info *minfo, u_int32_t crtc)
269{
270 struct matrox_vsync *vs;
271 unsigned int cnt;
272 int ret;
273
274 switch (crtc) {
275 case 0:
276 vs = &minfo->crtc1.vsync;
277 break;
278 case 1:
279 if (minfo->devflags.accelerator != FB_ACCEL_MATROX_MGAG400) {
280 return -ENODEV;
281 }
282 vs = &minfo->crtc2.vsync;
283 break;
284 default:
285 return -ENODEV;
286 }
287 ret = matroxfb_enable_irq(minfo, 0);
288 if (ret) {
289 return ret;
290 }
291
292 cnt = vs->cnt;
293 ret = wait_event_interruptible_timeout(vs->wait, cnt != vs->cnt, HZ/10);
294 if (ret < 0) {
295 return ret;
296 }
297 if (ret == 0) {
298 matroxfb_enable_irq(minfo, 1);
299 return -ETIMEDOUT;
300 }
301 return 0;
302}
303
304
305
306static void matrox_pan_var(struct matrox_fb_info *minfo,
307 struct fb_var_screeninfo *var)
308{
309 unsigned int pos;
310 unsigned short p0, p1, p2;
311 unsigned int p3;
312 int vbl;
313 unsigned long flags;
314
315 CRITFLAGS
316
317 DBG(__func__)
318
319 if (minfo->dead)
320 return;
321
322 minfo->fbcon.var.xoffset = var->xoffset;
323 minfo->fbcon.var.yoffset = var->yoffset;
324 pos = (minfo->fbcon.var.yoffset * minfo->fbcon.var.xres_virtual + minfo->fbcon.var.xoffset) * minfo->curr.final_bppShift / 32;
325 pos += minfo->curr.ydstorg.chunks;
326 p0 = minfo->hw.CRTC[0x0D] = pos & 0xFF;
327 p1 = minfo->hw.CRTC[0x0C] = (pos & 0xFF00) >> 8;
328 p2 = minfo->hw.CRTCEXT[0] = (minfo->hw.CRTCEXT[0] & 0xB0) | ((pos >> 16) & 0x0F) | ((pos >> 14) & 0x40);
329 p3 = minfo->hw.CRTCEXT[8] = pos >> 21;
330
331
332 vbl = (var->activate & FB_ACTIVATE_VBL) && (matroxfb_enable_irq(minfo, 0) == 0);
333
334 CRITBEGIN
335
336 matroxfb_DAC_lock_irqsave(flags);
337 mga_setr(M_CRTC_INDEX, 0x0D, p0);
338 mga_setr(M_CRTC_INDEX, 0x0C, p1);
339 if (minfo->devflags.support32MB)
340 mga_setr(M_EXTVGA_INDEX, 0x08, p3);
341 if (vbl) {
342 minfo->crtc1.panpos = p2;
343 } else {
344
345 minfo->crtc1.panpos = -1;
346 mga_setr(M_EXTVGA_INDEX, 0x00, p2);
347 }
348 matroxfb_DAC_unlock_irqrestore(flags);
349
350 update_crtc2(minfo, pos);
351
352 CRITEND
353}
354
355static void matroxfb_remove(struct matrox_fb_info *minfo, int dummy)
356{
357
358
359
360
361
362
363
364
365 minfo->dead = 1;
366 if (minfo->usecount) {
367
368 return;
369 }
370 matroxfb_unregister_device(minfo);
371 unregister_framebuffer(&minfo->fbcon);
372 matroxfb_g450_shutdown(minfo);
373 arch_phys_wc_del(minfo->wc_cookie);
374 iounmap(minfo->mmio.vbase.vaddr);
375 iounmap(minfo->video.vbase.vaddr);
376 release_mem_region(minfo->video.base, minfo->video.len_maximum);
377 release_mem_region(minfo->mmio.base, 16384);
378 kfree(minfo);
379}
380
381
382
383
384
385static int matroxfb_open(struct fb_info *info, int user)
386{
387 struct matrox_fb_info *minfo = info2minfo(info);
388
389 DBG_LOOP(__func__)
390
391 if (minfo->dead) {
392 return -ENXIO;
393 }
394 minfo->usecount++;
395 if (user) {
396 minfo->userusecount++;
397 }
398 return(0);
399}
400
401static int matroxfb_release(struct fb_info *info, int user)
402{
403 struct matrox_fb_info *minfo = info2minfo(info);
404
405 DBG_LOOP(__func__)
406
407 if (user) {
408 if (0 == --minfo->userusecount) {
409 matroxfb_disable_irq(minfo);
410 }
411 }
412 if (!(--minfo->usecount) && minfo->dead) {
413 matroxfb_remove(minfo, 0);
414 }
415 return(0);
416}
417
418static int matroxfb_pan_display(struct fb_var_screeninfo *var,
419 struct fb_info* info) {
420 struct matrox_fb_info *minfo = info2minfo(info);
421
422 DBG(__func__)
423
424 matrox_pan_var(minfo, var);
425 return 0;
426}
427
428static int matroxfb_get_final_bppShift(const struct matrox_fb_info *minfo,
429 int bpp)
430{
431 int bppshft2;
432
433 DBG(__func__)
434
435 bppshft2 = bpp;
436 if (!bppshft2) {
437 return 8;
438 }
439 if (isInterleave(minfo))
440 bppshft2 >>= 1;
441 if (minfo->devflags.video64bits)
442 bppshft2 >>= 1;
443 return bppshft2;
444}
445
446static int matroxfb_test_and_set_rounding(const struct matrox_fb_info *minfo,
447 int xres, int bpp)
448{
449 int over;
450 int rounding;
451
452 DBG(__func__)
453
454 switch (bpp) {
455 case 0: return xres;
456 case 4: rounding = 128;
457 break;
458 case 8: rounding = 64;
459 break;
460 case 16: rounding = 32;
461 break;
462 case 24: rounding = 64;
463 break;
464 default: rounding = 16;
465
466 if (minfo->devflags.accelerator == FB_ACCEL_MATROX_MGAG400)
467 rounding = 32;
468 break;
469 }
470 if (isInterleave(minfo)) {
471 rounding *= 2;
472 }
473 over = xres % rounding;
474 if (over)
475 xres += rounding-over;
476 return xres;
477}
478
479static int matroxfb_pitch_adjust(const struct matrox_fb_info *minfo, int xres,
480 int bpp)
481{
482 const int* width;
483 int xres_new;
484
485 DBG(__func__)
486
487 if (!bpp) return xres;
488
489 width = minfo->capable.vxres;
490
491 if (minfo->devflags.precise_width) {
492 while (*width) {
493 if ((*width >= xres) && (matroxfb_test_and_set_rounding(minfo, *width, bpp) == *width)) {
494 break;
495 }
496 width++;
497 }
498 xres_new = *width;
499 } else {
500 xres_new = matroxfb_test_and_set_rounding(minfo, xres, bpp);
501 }
502 return xres_new;
503}
504
505static int matroxfb_get_cmap_len(struct fb_var_screeninfo *var) {
506
507 DBG(__func__)
508
509 switch (var->bits_per_pixel) {
510 case 4:
511 return 16;
512 case 8:
513 return 256;
514 case 16:
515 return 16;
516
517 case 24:
518 return 16;
519
520 case 32:
521 return 16;
522
523 }
524 return 16;
525}
526
527static int matroxfb_decode_var(const struct matrox_fb_info *minfo,
528 struct fb_var_screeninfo *var, int *visual,
529 int *video_cmap_len, unsigned int* ydstorg)
530{
531 struct RGBT {
532 unsigned char bpp;
533 struct {
534 unsigned char offset,
535 length;
536 } red,
537 green,
538 blue,
539 transp;
540 signed char visual;
541 };
542 static const struct RGBT table[]= {
543 { 8,{ 0,8},{0,8},{0,8},{ 0,0},MX_VISUAL_PSEUDOCOLOR},
544 {15,{10,5},{5,5},{0,5},{15,1},MX_VISUAL_DIRECTCOLOR},
545 {16,{11,5},{5,6},{0,5},{ 0,0},MX_VISUAL_DIRECTCOLOR},
546 {24,{16,8},{8,8},{0,8},{ 0,0},MX_VISUAL_DIRECTCOLOR},
547 {32,{16,8},{8,8},{0,8},{24,8},MX_VISUAL_DIRECTCOLOR}
548 };
549 struct RGBT const *rgbt;
550 unsigned int bpp = var->bits_per_pixel;
551 unsigned int vramlen;
552 unsigned int memlen;
553
554 DBG(__func__)
555
556 switch (bpp) {
557 case 4: if (!minfo->capable.cfb4) return -EINVAL;
558 break;
559 case 8: break;
560 case 16: break;
561 case 24: break;
562 case 32: break;
563 default: return -EINVAL;
564 }
565 *ydstorg = 0;
566 vramlen = minfo->video.len_usable;
567 if (var->yres_virtual < var->yres)
568 var->yres_virtual = var->yres;
569 if (var->xres_virtual < var->xres)
570 var->xres_virtual = var->xres;
571
572 var->xres_virtual = matroxfb_pitch_adjust(minfo, var->xres_virtual, bpp);
573 memlen = var->xres_virtual * bpp * var->yres_virtual / 8;
574 if (memlen > vramlen) {
575 var->yres_virtual = vramlen * 8 / (var->xres_virtual * bpp);
576 memlen = var->xres_virtual * bpp * var->yres_virtual / 8;
577 }
578
579
580
581 if (!minfo->capable.cross4MB && (memlen > 0x400000)) {
582 if (bpp == 24) {
583
584 } else {
585 unsigned int linelen;
586 unsigned int m1 = linelen = var->xres_virtual * bpp / 8;
587 unsigned int m2 = PAGE_SIZE;
588 unsigned int max_yres;
589
590 while (m1) {
591 while (m2 >= m1) m2 -= m1;
592 swap(m1, m2);
593 }
594 m2 = linelen * PAGE_SIZE / m2;
595 *ydstorg = m2 = 0x400000 % m2;
596 max_yres = (vramlen - m2) / linelen;
597 if (var->yres_virtual > max_yres)
598 var->yres_virtual = max_yres;
599 }
600 }
601
602 if (var->yres_virtual > 32767)
603 var->yres_virtual = 32767;
604
605
606 if (var->yres_virtual < var->yres)
607 var->yres = var->yres_virtual;
608 if (var->xres_virtual < var->xres)
609 var->xres = var->xres_virtual;
610 if (var->xoffset + var->xres > var->xres_virtual)
611 var->xoffset = var->xres_virtual - var->xres;
612 if (var->yoffset + var->yres > var->yres_virtual)
613 var->yoffset = var->yres_virtual - var->yres;
614
615 if (bpp == 16 && var->green.length == 5) {
616 bpp--;
617 }
618
619 for (rgbt = table; rgbt->bpp < bpp; rgbt++);
620#define SETCLR(clr)\
621 var->clr.offset = rgbt->clr.offset;\
622 var->clr.length = rgbt->clr.length
623 SETCLR(red);
624 SETCLR(green);
625 SETCLR(blue);
626 SETCLR(transp);
627#undef SETCLR
628 *visual = rgbt->visual;
629
630 if (bpp > 8)
631 dprintk("matroxfb: truecolor: "
632 "size=%d:%d:%d:%d, shift=%d:%d:%d:%d\n",
633 var->transp.length, var->red.length, var->green.length, var->blue.length,
634 var->transp.offset, var->red.offset, var->green.offset, var->blue.offset);
635
636 *video_cmap_len = matroxfb_get_cmap_len(var);
637 dprintk(KERN_INFO "requested %d*%d/%dbpp (%d*%d)\n", var->xres, var->yres, var->bits_per_pixel,
638 var->xres_virtual, var->yres_virtual);
639 return 0;
640}
641
642static int matroxfb_setcolreg(unsigned regno, unsigned red, unsigned green,
643 unsigned blue, unsigned transp,
644 struct fb_info *fb_info)
645{
646 struct matrox_fb_info* minfo = container_of(fb_info, struct matrox_fb_info, fbcon);
647
648 DBG(__func__)
649
650
651
652
653
654
655
656
657 if (regno >= minfo->curr.cmap_len)
658 return 1;
659
660 if (minfo->fbcon.var.grayscale) {
661
662 red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
663 }
664
665 red = CNVT_TOHW(red, minfo->fbcon.var.red.length);
666 green = CNVT_TOHW(green, minfo->fbcon.var.green.length);
667 blue = CNVT_TOHW(blue, minfo->fbcon.var.blue.length);
668 transp = CNVT_TOHW(transp, minfo->fbcon.var.transp.length);
669
670 switch (minfo->fbcon.var.bits_per_pixel) {
671 case 4:
672 case 8:
673 mga_outb(M_DAC_REG, regno);
674 mga_outb(M_DAC_VAL, red);
675 mga_outb(M_DAC_VAL, green);
676 mga_outb(M_DAC_VAL, blue);
677 break;
678 case 16:
679 if (regno >= 16)
680 break;
681 {
682 u_int16_t col =
683 (red << minfo->fbcon.var.red.offset) |
684 (green << minfo->fbcon.var.green.offset) |
685 (blue << minfo->fbcon.var.blue.offset) |
686 (transp << minfo->fbcon.var.transp.offset);
687 minfo->cmap[regno] = col | (col << 16);
688 }
689 break;
690 case 24:
691 case 32:
692 if (regno >= 16)
693 break;
694 minfo->cmap[regno] =
695 (red << minfo->fbcon.var.red.offset) |
696 (green << minfo->fbcon.var.green.offset) |
697 (blue << minfo->fbcon.var.blue.offset) |
698 (transp << minfo->fbcon.var.transp.offset);
699 break;
700 }
701 return 0;
702}
703
704static void matroxfb_init_fix(struct matrox_fb_info *minfo)
705{
706 struct fb_fix_screeninfo *fix = &minfo->fbcon.fix;
707 DBG(__func__)
708
709 strcpy(fix->id,"MATROX");
710
711 fix->xpanstep = 8;
712 fix->ypanstep = 1;
713 fix->ywrapstep = 0;
714 fix->mmio_start = minfo->mmio.base;
715 fix->mmio_len = minfo->mmio.len;
716 fix->accel = minfo->devflags.accelerator;
717}
718
719static void matroxfb_update_fix(struct matrox_fb_info *minfo)
720{
721 struct fb_fix_screeninfo *fix = &minfo->fbcon.fix;
722 DBG(__func__)
723
724 mutex_lock(&minfo->fbcon.mm_lock);
725 fix->smem_start = minfo->video.base + minfo->curr.ydstorg.bytes;
726 fix->smem_len = minfo->video.len_usable - minfo->curr.ydstorg.bytes;
727 mutex_unlock(&minfo->fbcon.mm_lock);
728}
729
730static int matroxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
731{
732 int err;
733 int visual;
734 int cmap_len;
735 unsigned int ydstorg;
736 struct matrox_fb_info *minfo = info2minfo(info);
737
738 if (minfo->dead) {
739 return -ENXIO;
740 }
741 if ((err = matroxfb_decode_var(minfo, var, &visual, &cmap_len, &ydstorg)) != 0)
742 return err;
743 return 0;
744}
745
746static int matroxfb_set_par(struct fb_info *info)
747{
748 int err;
749 int visual;
750 int cmap_len;
751 unsigned int ydstorg;
752 struct fb_var_screeninfo *var;
753 struct matrox_fb_info *minfo = info2minfo(info);
754
755 DBG(__func__)
756
757 if (minfo->dead) {
758 return -ENXIO;
759 }
760
761 var = &info->var;
762 if ((err = matroxfb_decode_var(minfo, var, &visual, &cmap_len, &ydstorg)) != 0)
763 return err;
764 minfo->fbcon.screen_base = vaddr_va(minfo->video.vbase) + ydstorg;
765 matroxfb_update_fix(minfo);
766 minfo->fbcon.fix.visual = visual;
767 minfo->fbcon.fix.type = FB_TYPE_PACKED_PIXELS;
768 minfo->fbcon.fix.type_aux = 0;
769 minfo->fbcon.fix.line_length = (var->xres_virtual * var->bits_per_pixel) >> 3;
770 {
771 unsigned int pos;
772
773 minfo->curr.cmap_len = cmap_len;
774 ydstorg += minfo->devflags.ydstorg;
775 minfo->curr.ydstorg.bytes = ydstorg;
776 minfo->curr.ydstorg.chunks = ydstorg >> (isInterleave(minfo) ? 3 : 2);
777 if (var->bits_per_pixel == 4)
778 minfo->curr.ydstorg.pixels = ydstorg;
779 else
780 minfo->curr.ydstorg.pixels = (ydstorg * 8) / var->bits_per_pixel;
781 minfo->curr.final_bppShift = matroxfb_get_final_bppShift(minfo, var->bits_per_pixel);
782 { struct my_timming mt;
783 struct matrox_hw_state* hw;
784 int out;
785
786 matroxfb_var2my(var, &mt);
787 mt.crtc = MATROXFB_SRC_CRTC1;
788
789 switch (var->bits_per_pixel) {
790 case 0: mt.delay = 31 + 0; break;
791 case 16: mt.delay = 21 + 8; break;
792 case 24: mt.delay = 17 + 8; break;
793 case 32: mt.delay = 16 + 8; break;
794 default: mt.delay = 31 + 8; break;
795 }
796
797 hw = &minfo->hw;
798
799 down_read(&minfo->altout.lock);
800 for (out = 0; out < MATROXFB_MAX_OUTPUTS; out++) {
801 if (minfo->outputs[out].src == MATROXFB_SRC_CRTC1 &&
802 minfo->outputs[out].output->compute) {
803 minfo->outputs[out].output->compute(minfo->outputs[out].data, &mt);
804 }
805 }
806 up_read(&minfo->altout.lock);
807 minfo->crtc1.pixclock = mt.pixclock;
808 minfo->crtc1.mnp = mt.mnp;
809 minfo->hw_switch->init(minfo, &mt);
810 pos = (var->yoffset * var->xres_virtual + var->xoffset) * minfo->curr.final_bppShift / 32;
811 pos += minfo->curr.ydstorg.chunks;
812
813 hw->CRTC[0x0D] = pos & 0xFF;
814 hw->CRTC[0x0C] = (pos & 0xFF00) >> 8;
815 hw->CRTCEXT[0] = (hw->CRTCEXT[0] & 0xF0) | ((pos >> 16) & 0x0F) | ((pos >> 14) & 0x40);
816 hw->CRTCEXT[8] = pos >> 21;
817 minfo->hw_switch->restore(minfo);
818 update_crtc2(minfo, pos);
819 down_read(&minfo->altout.lock);
820 for (out = 0; out < MATROXFB_MAX_OUTPUTS; out++) {
821 if (minfo->outputs[out].src == MATROXFB_SRC_CRTC1 &&
822 minfo->outputs[out].output->program) {
823 minfo->outputs[out].output->program(minfo->outputs[out].data);
824 }
825 }
826 for (out = 0; out < MATROXFB_MAX_OUTPUTS; out++) {
827 if (minfo->outputs[out].src == MATROXFB_SRC_CRTC1 &&
828 minfo->outputs[out].output->start) {
829 minfo->outputs[out].output->start(minfo->outputs[out].data);
830 }
831 }
832 up_read(&minfo->altout.lock);
833 matrox_cfbX_init(minfo);
834 }
835 }
836 minfo->initialized = 1;
837 return 0;
838}
839
840static int matroxfb_get_vblank(struct matrox_fb_info *minfo,
841 struct fb_vblank *vblank)
842{
843 unsigned int sts1;
844
845 matroxfb_enable_irq(minfo, 0);
846 memset(vblank, 0, sizeof(*vblank));
847 vblank->flags = FB_VBLANK_HAVE_VCOUNT | FB_VBLANK_HAVE_VSYNC |
848 FB_VBLANK_HAVE_VBLANK | FB_VBLANK_HAVE_HBLANK;
849 sts1 = mga_inb(M_INSTS1);
850 vblank->vcount = mga_inl(M_VCOUNT);
851
852
853
854 if (sts1 & 1)
855 vblank->flags |= FB_VBLANK_HBLANKING;
856 if (sts1 & 8)
857 vblank->flags |= FB_VBLANK_VSYNCING;
858 if (vblank->vcount >= minfo->fbcon.var.yres)
859 vblank->flags |= FB_VBLANK_VBLANKING;
860 if (test_bit(0, &minfo->irq_flags)) {
861 vblank->flags |= FB_VBLANK_HAVE_COUNT;
862
863
864 vblank->count = minfo->crtc1.vsync.cnt;
865 }
866 return 0;
867}
868
869static struct matrox_altout panellink_output = {
870 .name = "Panellink output",
871};
872
873static int matroxfb_ioctl(struct fb_info *info,
874 unsigned int cmd, unsigned long arg)
875{
876 void __user *argp = (void __user *)arg;
877 struct matrox_fb_info *minfo = info2minfo(info);
878
879 DBG(__func__)
880
881 if (minfo->dead) {
882 return -ENXIO;
883 }
884
885 switch (cmd) {
886 case FBIOGET_VBLANK:
887 {
888 struct fb_vblank vblank;
889 int err;
890
891 err = matroxfb_get_vblank(minfo, &vblank);
892 if (err)
893 return err;
894 if (copy_to_user(argp, &vblank, sizeof(vblank)))
895 return -EFAULT;
896 return 0;
897 }
898 case FBIO_WAITFORVSYNC:
899 {
900 u_int32_t crt;
901
902 if (get_user(crt, (u_int32_t __user *)arg))
903 return -EFAULT;
904
905 return matroxfb_wait_for_sync(minfo, crt);
906 }
907 case MATROXFB_SET_OUTPUT_MODE:
908 {
909 struct matroxioc_output_mode mom;
910 struct matrox_altout *oproc;
911 int val;
912
913 if (copy_from_user(&mom, argp, sizeof(mom)))
914 return -EFAULT;
915 if (mom.output >= MATROXFB_MAX_OUTPUTS)
916 return -ENXIO;
917 down_read(&minfo->altout.lock);
918 oproc = minfo->outputs[mom.output].output;
919 if (!oproc) {
920 val = -ENXIO;
921 } else if (!oproc->verifymode) {
922 if (mom.mode == MATROXFB_OUTPUT_MODE_MONITOR) {
923 val = 0;
924 } else {
925 val = -EINVAL;
926 }
927 } else {
928 val = oproc->verifymode(minfo->outputs[mom.output].data, mom.mode);
929 }
930 if (!val) {
931 if (minfo->outputs[mom.output].mode != mom.mode) {
932 minfo->outputs[mom.output].mode = mom.mode;
933 val = 1;
934 }
935 }
936 up_read(&minfo->altout.lock);
937 if (val != 1)
938 return val;
939 switch (minfo->outputs[mom.output].src) {
940 case MATROXFB_SRC_CRTC1:
941 matroxfb_set_par(info);
942 break;
943 case MATROXFB_SRC_CRTC2:
944 {
945 struct matroxfb_dh_fb_info* crtc2;
946
947 down_read(&minfo->crtc2.lock);
948 crtc2 = minfo->crtc2.info;
949 if (crtc2)
950 crtc2->fbcon.fbops->fb_set_par(&crtc2->fbcon);
951 up_read(&minfo->crtc2.lock);
952 }
953 break;
954 }
955 return 0;
956 }
957 case MATROXFB_GET_OUTPUT_MODE:
958 {
959 struct matroxioc_output_mode mom;
960 struct matrox_altout *oproc;
961 int val;
962
963 if (copy_from_user(&mom, argp, sizeof(mom)))
964 return -EFAULT;
965 if (mom.output >= MATROXFB_MAX_OUTPUTS)
966 return -ENXIO;
967 down_read(&minfo->altout.lock);
968 oproc = minfo->outputs[mom.output].output;
969 if (!oproc) {
970 val = -ENXIO;
971 } else {
972 mom.mode = minfo->outputs[mom.output].mode;
973 val = 0;
974 }
975 up_read(&minfo->altout.lock);
976 if (val)
977 return val;
978 if (copy_to_user(argp, &mom, sizeof(mom)))
979 return -EFAULT;
980 return 0;
981 }
982 case MATROXFB_SET_OUTPUT_CONNECTION:
983 {
984 u_int32_t tmp;
985 int i;
986 int changes;
987
988 if (copy_from_user(&tmp, argp, sizeof(tmp)))
989 return -EFAULT;
990 for (i = 0; i < 32; i++) {
991 if (tmp & (1 << i)) {
992 if (i >= MATROXFB_MAX_OUTPUTS)
993 return -ENXIO;
994 if (!minfo->outputs[i].output)
995 return -ENXIO;
996 switch (minfo->outputs[i].src) {
997 case MATROXFB_SRC_NONE:
998 case MATROXFB_SRC_CRTC1:
999 break;
1000 default:
1001 return -EBUSY;
1002 }
1003 }
1004 }
1005 if (minfo->devflags.panellink) {
1006 if (tmp & MATROXFB_OUTPUT_CONN_DFP) {
1007 if (tmp & MATROXFB_OUTPUT_CONN_SECONDARY)
1008 return -EINVAL;
1009 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1010 if (minfo->outputs[i].src == MATROXFB_SRC_CRTC2) {
1011 return -EBUSY;
1012 }
1013 }
1014 }
1015 }
1016 changes = 0;
1017 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1018 if (tmp & (1 << i)) {
1019 if (minfo->outputs[i].src != MATROXFB_SRC_CRTC1) {
1020 changes = 1;
1021 minfo->outputs[i].src = MATROXFB_SRC_CRTC1;
1022 }
1023 } else if (minfo->outputs[i].src == MATROXFB_SRC_CRTC1) {
1024 changes = 1;
1025 minfo->outputs[i].src = MATROXFB_SRC_NONE;
1026 }
1027 }
1028 if (!changes)
1029 return 0;
1030 matroxfb_set_par(info);
1031 return 0;
1032 }
1033 case MATROXFB_GET_OUTPUT_CONNECTION:
1034 {
1035 u_int32_t conn = 0;
1036 int i;
1037
1038 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1039 if (minfo->outputs[i].src == MATROXFB_SRC_CRTC1) {
1040 conn |= 1 << i;
1041 }
1042 }
1043 if (put_user(conn, (u_int32_t __user *)arg))
1044 return -EFAULT;
1045 return 0;
1046 }
1047 case MATROXFB_GET_AVAILABLE_OUTPUTS:
1048 {
1049 u_int32_t conn = 0;
1050 int i;
1051
1052 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1053 if (minfo->outputs[i].output) {
1054 switch (minfo->outputs[i].src) {
1055 case MATROXFB_SRC_NONE:
1056 case MATROXFB_SRC_CRTC1:
1057 conn |= 1 << i;
1058 break;
1059 }
1060 }
1061 }
1062 if (minfo->devflags.panellink) {
1063 if (conn & MATROXFB_OUTPUT_CONN_DFP)
1064 conn &= ~MATROXFB_OUTPUT_CONN_SECONDARY;
1065 if (conn & MATROXFB_OUTPUT_CONN_SECONDARY)
1066 conn &= ~MATROXFB_OUTPUT_CONN_DFP;
1067 }
1068 if (put_user(conn, (u_int32_t __user *)arg))
1069 return -EFAULT;
1070 return 0;
1071 }
1072 case MATROXFB_GET_ALL_OUTPUTS:
1073 {
1074 u_int32_t conn = 0;
1075 int i;
1076
1077 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1078 if (minfo->outputs[i].output) {
1079 conn |= 1 << i;
1080 }
1081 }
1082 if (put_user(conn, (u_int32_t __user *)arg))
1083 return -EFAULT;
1084 return 0;
1085 }
1086 case VIDIOC_QUERYCAP:
1087 {
1088 struct v4l2_capability r;
1089
1090 memset(&r, 0, sizeof(r));
1091 strcpy(r.driver, "matroxfb");
1092 strcpy(r.card, "Matrox");
1093 sprintf(r.bus_info, "PCI:%s", pci_name(minfo->pcidev));
1094 r.version = KERNEL_VERSION(1,0,0);
1095 r.capabilities = V4L2_CAP_VIDEO_OUTPUT;
1096 if (copy_to_user(argp, &r, sizeof(r)))
1097 return -EFAULT;
1098 return 0;
1099
1100 }
1101 case VIDIOC_QUERYCTRL:
1102 {
1103 struct v4l2_queryctrl qctrl;
1104 int err;
1105
1106 if (copy_from_user(&qctrl, argp, sizeof(qctrl)))
1107 return -EFAULT;
1108
1109 down_read(&minfo->altout.lock);
1110 if (!minfo->outputs[1].output) {
1111 err = -ENXIO;
1112 } else if (minfo->outputs[1].output->getqueryctrl) {
1113 err = minfo->outputs[1].output->getqueryctrl(minfo->outputs[1].data, &qctrl);
1114 } else {
1115 err = -EINVAL;
1116 }
1117 up_read(&minfo->altout.lock);
1118 if (err >= 0 &&
1119 copy_to_user(argp, &qctrl, sizeof(qctrl)))
1120 return -EFAULT;
1121 return err;
1122 }
1123 case VIDIOC_G_CTRL:
1124 {
1125 struct v4l2_control ctrl;
1126 int err;
1127
1128 if (copy_from_user(&ctrl, argp, sizeof(ctrl)))
1129 return -EFAULT;
1130
1131 down_read(&minfo->altout.lock);
1132 if (!minfo->outputs[1].output) {
1133 err = -ENXIO;
1134 } else if (minfo->outputs[1].output->getctrl) {
1135 err = minfo->outputs[1].output->getctrl(minfo->outputs[1].data, &ctrl);
1136 } else {
1137 err = -EINVAL;
1138 }
1139 up_read(&minfo->altout.lock);
1140 if (err >= 0 &&
1141 copy_to_user(argp, &ctrl, sizeof(ctrl)))
1142 return -EFAULT;
1143 return err;
1144 }
1145 case VIDIOC_S_CTRL:
1146 {
1147 struct v4l2_control ctrl;
1148 int err;
1149
1150 if (copy_from_user(&ctrl, argp, sizeof(ctrl)))
1151 return -EFAULT;
1152
1153 down_read(&minfo->altout.lock);
1154 if (!minfo->outputs[1].output) {
1155 err = -ENXIO;
1156 } else if (minfo->outputs[1].output->setctrl) {
1157 err = minfo->outputs[1].output->setctrl(minfo->outputs[1].data, &ctrl);
1158 } else {
1159 err = -EINVAL;
1160 }
1161 up_read(&minfo->altout.lock);
1162 return err;
1163 }
1164 }
1165 return -ENOTTY;
1166}
1167
1168
1169
1170static int matroxfb_blank(int blank, struct fb_info *info)
1171{
1172 int seq;
1173 int crtc;
1174 CRITFLAGS
1175 struct matrox_fb_info *minfo = info2minfo(info);
1176
1177 DBG(__func__)
1178
1179 if (minfo->dead)
1180 return 1;
1181
1182 switch (blank) {
1183 case FB_BLANK_NORMAL: seq = 0x20; crtc = 0x00; break;
1184 case FB_BLANK_VSYNC_SUSPEND: seq = 0x20; crtc = 0x10; break;
1185 case FB_BLANK_HSYNC_SUSPEND: seq = 0x20; crtc = 0x20; break;
1186 case FB_BLANK_POWERDOWN: seq = 0x20; crtc = 0x30; break;
1187 default: seq = 0x00; crtc = 0x00; break;
1188 }
1189
1190 CRITBEGIN
1191
1192 mga_outb(M_SEQ_INDEX, 1);
1193 mga_outb(M_SEQ_DATA, (mga_inb(M_SEQ_DATA) & ~0x20) | seq);
1194 mga_outb(M_EXTVGA_INDEX, 1);
1195 mga_outb(M_EXTVGA_DATA, (mga_inb(M_EXTVGA_DATA) & ~0x30) | crtc);
1196
1197 CRITEND
1198 return 0;
1199}
1200
1201static struct fb_ops matroxfb_ops = {
1202 .owner = THIS_MODULE,
1203 .fb_open = matroxfb_open,
1204 .fb_release = matroxfb_release,
1205 .fb_check_var = matroxfb_check_var,
1206 .fb_set_par = matroxfb_set_par,
1207 .fb_setcolreg = matroxfb_setcolreg,
1208 .fb_pan_display =matroxfb_pan_display,
1209 .fb_blank = matroxfb_blank,
1210 .fb_ioctl = matroxfb_ioctl,
1211
1212
1213
1214
1215};
1216
1217#define RSDepth(X) (((X) >> 8) & 0x0F)
1218#define RS8bpp 0x1
1219#define RS15bpp 0x2
1220#define RS16bpp 0x3
1221#define RS32bpp 0x4
1222#define RS4bpp 0x5
1223#define RS24bpp 0x6
1224#define RSText 0x7
1225#define RSText8 0x8
1226
1227static struct { struct fb_bitfield red, green, blue, transp; int bits_per_pixel; } colors[] = {
1228 { { 0, 8, 0}, { 0, 8, 0}, { 0, 8, 0}, { 0, 0, 0}, 8 },
1229 { { 10, 5, 0}, { 5, 5, 0}, { 0, 5, 0}, { 15, 1, 0}, 16 },
1230 { { 11, 5, 0}, { 5, 6, 0}, { 0, 5, 0}, { 0, 0, 0}, 16 },
1231 { { 16, 8, 0}, { 8, 8, 0}, { 0, 8, 0}, { 24, 8, 0}, 32 },
1232 { { 0, 8, 0}, { 0, 8, 0}, { 0, 8, 0}, { 0, 0, 0}, 4 },
1233 { { 16, 8, 0}, { 8, 8, 0}, { 0, 8, 0}, { 0, 0, 0}, 24 },
1234 { { 0, 6, 0}, { 0, 6, 0}, { 0, 6, 0}, { 0, 0, 0}, 0 },
1235 { { 0, 6, 0}, { 0, 6, 0}, { 0, 6, 0}, { 0, 0, 0}, 0 },
1236};
1237
1238
1239static unsigned int mem;
1240static int option_precise_width = 1;
1241static int inv24;
1242static int cross4MB = -1;
1243static int disabled;
1244static int noaccel;
1245static int nopan;
1246static int no_pci_retry;
1247static int novga;
1248static int nobios;
1249static int noinit = 1;
1250static int inverse;
1251static int sgram;
1252static int mtrr = 1;
1253static int grayscale;
1254static int dev = -1;
1255static unsigned int vesa = ~0;
1256static int depth = -1;
1257static unsigned int xres;
1258static unsigned int yres;
1259static unsigned int upper = ~0;
1260static unsigned int lower = ~0;
1261static unsigned int vslen;
1262static unsigned int left = ~0;
1263static unsigned int right = ~0;
1264static unsigned int hslen;
1265static unsigned int pixclock;
1266static int sync = -1;
1267static unsigned int fv;
1268static unsigned int fh;
1269static unsigned int maxclk;
1270static int dfp;
1271static int dfp_type = -1;
1272static int memtype = -1;
1273static char outputs[8];
1274
1275#ifndef MODULE
1276static char videomode[64];
1277#endif
1278
1279static int matroxfb_getmemory(struct matrox_fb_info *minfo,
1280 unsigned int maxSize, unsigned int *realSize)
1281{
1282 vaddr_t vm;
1283 unsigned int offs;
1284 unsigned int offs2;
1285 unsigned char orig;
1286 unsigned char bytes[32];
1287 unsigned char* tmp;
1288
1289 DBG(__func__)
1290
1291 vm = minfo->video.vbase;
1292 maxSize &= ~0x1FFFFF;
1293
1294 if (maxSize < 0x0200000) return 0;
1295 if (maxSize > 0x2000000) maxSize = 0x2000000;
1296
1297 mga_outb(M_EXTVGA_INDEX, 0x03);
1298 orig = mga_inb(M_EXTVGA_DATA);
1299 mga_outb(M_EXTVGA_DATA, orig | 0x80);
1300
1301 tmp = bytes;
1302 for (offs = 0x100000; offs < maxSize; offs += 0x200000)
1303 *tmp++ = mga_readb(vm, offs);
1304 for (offs = 0x100000; offs < maxSize; offs += 0x200000)
1305 mga_writeb(vm, offs, 0x02);
1306 mga_outb(M_CACHEFLUSH, 0x00);
1307 for (offs = 0x100000; offs < maxSize; offs += 0x200000) {
1308 if (mga_readb(vm, offs) != 0x02)
1309 break;
1310 mga_writeb(vm, offs, mga_readb(vm, offs) - 0x02);
1311 if (mga_readb(vm, offs))
1312 break;
1313 }
1314 tmp = bytes;
1315 for (offs2 = 0x100000; offs2 < maxSize; offs2 += 0x200000)
1316 mga_writeb(vm, offs2, *tmp++);
1317
1318 mga_outb(M_EXTVGA_INDEX, 0x03);
1319 mga_outb(M_EXTVGA_DATA, orig);
1320
1321 *realSize = offs - 0x100000;
1322#ifdef CONFIG_FB_MATROX_MILLENIUM
1323 minfo->interleave = !(!isMillenium(minfo) || ((offs - 0x100000) & 0x3FFFFF));
1324#endif
1325 return 1;
1326}
1327
1328struct video_board {
1329 int maxvram;
1330 int maxdisplayable;
1331 int accelID;
1332 struct matrox_switch* lowlevel;
1333 };
1334#ifdef CONFIG_FB_MATROX_MILLENIUM
1335static struct video_board vbMillennium = {
1336 .maxvram = 0x0800000,
1337 .maxdisplayable = 0x0800000,
1338 .accelID = FB_ACCEL_MATROX_MGA2064W,
1339 .lowlevel = &matrox_millennium
1340};
1341
1342static struct video_board vbMillennium2 = {
1343 .maxvram = 0x1000000,
1344 .maxdisplayable = 0x0800000,
1345 .accelID = FB_ACCEL_MATROX_MGA2164W,
1346 .lowlevel = &matrox_millennium
1347};
1348
1349static struct video_board vbMillennium2A = {
1350 .maxvram = 0x1000000,
1351 .maxdisplayable = 0x0800000,
1352 .accelID = FB_ACCEL_MATROX_MGA2164W_AGP,
1353 .lowlevel = &matrox_millennium
1354};
1355#endif
1356#ifdef CONFIG_FB_MATROX_MYSTIQUE
1357static struct video_board vbMystique = {
1358 .maxvram = 0x0800000,
1359 .maxdisplayable = 0x0800000,
1360 .accelID = FB_ACCEL_MATROX_MGA1064SG,
1361 .lowlevel = &matrox_mystique
1362};
1363#endif
1364#ifdef CONFIG_FB_MATROX_G
1365static struct video_board vbG100 = {
1366 .maxvram = 0x0800000,
1367 .maxdisplayable = 0x0800000,
1368 .accelID = FB_ACCEL_MATROX_MGAG100,
1369 .lowlevel = &matrox_G100
1370};
1371
1372static struct video_board vbG200 = {
1373 .maxvram = 0x1000000,
1374 .maxdisplayable = 0x1000000,
1375 .accelID = FB_ACCEL_MATROX_MGAG200,
1376 .lowlevel = &matrox_G100
1377};
1378
1379
1380static struct video_board vbG400 = {
1381 .maxvram = 0x2000000,
1382 .maxdisplayable = 0x1000000,
1383 .accelID = FB_ACCEL_MATROX_MGAG400,
1384 .lowlevel = &matrox_G100
1385};
1386#endif
1387
1388#define DEVF_VIDEO64BIT 0x0001
1389#define DEVF_SWAPS 0x0002
1390#define DEVF_SRCORG 0x0004
1391#define DEVF_DUALHEAD 0x0008
1392#define DEVF_CROSS4MB 0x0010
1393#define DEVF_TEXT4B 0x0020
1394
1395
1396#define DEVF_SUPPORT32MB 0x0100
1397#define DEVF_ANY_VXRES 0x0200
1398#define DEVF_TEXT16B 0x0400
1399#define DEVF_CRTC2 0x0800
1400#define DEVF_MAVEN_CAPABLE 0x1000
1401#define DEVF_PANELLINK_CAPABLE 0x2000
1402#define DEVF_G450DAC 0x4000
1403
1404#define DEVF_GCORE (DEVF_VIDEO64BIT | DEVF_SWAPS | DEVF_CROSS4MB)
1405#define DEVF_G2CORE (DEVF_GCORE | DEVF_ANY_VXRES | DEVF_MAVEN_CAPABLE | DEVF_PANELLINK_CAPABLE | DEVF_SRCORG | DEVF_DUALHEAD)
1406#define DEVF_G100 (DEVF_GCORE)
1407#define DEVF_G200 (DEVF_G2CORE)
1408#define DEVF_G400 (DEVF_G2CORE | DEVF_SUPPORT32MB | DEVF_TEXT16B | DEVF_CRTC2)
1409
1410#define DEVF_G450 (DEVF_GCORE | DEVF_ANY_VXRES | DEVF_SUPPORT32MB | DEVF_TEXT16B | DEVF_CRTC2 | DEVF_G450DAC | DEVF_SRCORG | DEVF_DUALHEAD)
1411#define DEVF_G550 (DEVF_G450)
1412
1413static struct board {
1414 unsigned short vendor, device, rev, svid, sid;
1415 unsigned int flags;
1416 unsigned int maxclk;
1417 enum mga_chip chip;
1418 struct video_board* base;
1419 const char* name;
1420 } dev_list[] = {
1421#ifdef CONFIG_FB_MATROX_MILLENIUM
1422 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL, 0xFF,
1423 0, 0,
1424 DEVF_TEXT4B,
1425 230000,
1426 MGA_2064,
1427 &vbMillennium,
1428 "Millennium (PCI)"},
1429 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2, 0xFF,
1430 0, 0,
1431 DEVF_SWAPS,
1432 220000,
1433 MGA_2164,
1434 &vbMillennium2,
1435 "Millennium II (PCI)"},
1436 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2_AGP, 0xFF,
1437 0, 0,
1438 DEVF_SWAPS,
1439 250000,
1440 MGA_2164,
1441 &vbMillennium2A,
1442 "Millennium II (AGP)"},
1443#endif
1444#ifdef CONFIG_FB_MATROX_MYSTIQUE
1445 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS, 0x02,
1446 0, 0,
1447 DEVF_VIDEO64BIT | DEVF_CROSS4MB,
1448 180000,
1449 MGA_1064,
1450 &vbMystique,
1451 "Mystique (PCI)"},
1452 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS, 0xFF,
1453 0, 0,
1454 DEVF_VIDEO64BIT | DEVF_SWAPS | DEVF_CROSS4MB,
1455 220000,
1456 MGA_1164,
1457 &vbMystique,
1458 "Mystique 220 (PCI)"},
1459 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS_AGP, 0x02,
1460 0, 0,
1461 DEVF_VIDEO64BIT | DEVF_CROSS4MB,
1462 180000,
1463 MGA_1064,
1464 &vbMystique,
1465 "Mystique (AGP)"},
1466 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS_AGP, 0xFF,
1467 0, 0,
1468 DEVF_VIDEO64BIT | DEVF_SWAPS | DEVF_CROSS4MB,
1469 220000,
1470 MGA_1164,
1471 &vbMystique,
1472 "Mystique 220 (AGP)"},
1473#endif
1474#ifdef CONFIG_FB_MATROX_G
1475 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_MM, 0xFF,
1476 0, 0,
1477 DEVF_G100,
1478 230000,
1479 MGA_G100,
1480 &vbG100,
1481 "MGA-G100 (PCI)"},
1482 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_AGP, 0xFF,
1483 0, 0,
1484 DEVF_G100,
1485 230000,
1486 MGA_G100,
1487 &vbG100,
1488 "MGA-G100 (AGP)"},
1489 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_PCI, 0xFF,
1490 0, 0,
1491 DEVF_G200,
1492 250000,
1493 MGA_G200,
1494 &vbG200,
1495 "MGA-G200 (PCI)"},
1496 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1497 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_GENERIC,
1498 DEVF_G200,
1499 220000,
1500 MGA_G200,
1501 &vbG200,
1502 "MGA-G200 (AGP)"},
1503 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1504 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MYSTIQUE_G200_AGP,
1505 DEVF_G200,
1506 230000,
1507 MGA_G200,
1508 &vbG200,
1509 "Mystique G200 (AGP)"},
1510 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1511 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MILLENIUM_G200_AGP,
1512 DEVF_G200,
1513 250000,
1514 MGA_G200,
1515 &vbG200,
1516 "Millennium G200 (AGP)"},
1517 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1518 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MARVEL_G200_AGP,
1519 DEVF_G200,
1520 230000,
1521 MGA_G200,
1522 &vbG200,
1523 "Marvel G200 (AGP)"},
1524 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1525 PCI_SS_VENDOR_ID_SIEMENS_NIXDORF, PCI_SS_ID_SIEMENS_MGA_G200_AGP,
1526 DEVF_G200,
1527 230000,
1528 MGA_G200,
1529 &vbG200,
1530 "MGA-G200 (AGP)"},
1531 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP, 0xFF,
1532 0, 0,
1533 DEVF_G200,
1534 230000,
1535 MGA_G200,
1536 &vbG200,
1537 "G200 (AGP)"},
1538 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400, 0x80,
1539 PCI_SS_VENDOR_ID_MATROX, PCI_SS_ID_MATROX_MILLENNIUM_G400_MAX_AGP,
1540 DEVF_G400,
1541 360000,
1542 MGA_G400,
1543 &vbG400,
1544 "Millennium G400 MAX (AGP)"},
1545 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400, 0x80,
1546 0, 0,
1547 DEVF_G400,
1548 300000,
1549 MGA_G400,
1550 &vbG400,
1551 "G400 (AGP)"},
1552 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400, 0xFF,
1553 0, 0,
1554 DEVF_G450,
1555 360000,
1556 MGA_G450,
1557 &vbG400,
1558 "G450"},
1559 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G550, 0xFF,
1560 0, 0,
1561 DEVF_G550,
1562 360000,
1563 MGA_G550,
1564 &vbG400,
1565 "G550"},
1566#endif
1567 {0, 0, 0xFF,
1568 0, 0,
1569 0,
1570 0,
1571 0,
1572 NULL,
1573 NULL}};
1574
1575#ifndef MODULE
1576static struct fb_videomode defaultmode = {
1577
1578 NULL, 60, 640, 480, 39721, 40, 24, 32, 11, 96, 2,
1579 0, FB_VMODE_NONINTERLACED
1580};
1581#endif
1582
1583static int hotplug = 0;
1584
1585static void setDefaultOutputs(struct matrox_fb_info *minfo)
1586{
1587 unsigned int i;
1588 const char* ptr;
1589
1590 minfo->outputs[0].default_src = MATROXFB_SRC_CRTC1;
1591 if (minfo->devflags.g450dac) {
1592 minfo->outputs[1].default_src = MATROXFB_SRC_CRTC1;
1593 minfo->outputs[2].default_src = MATROXFB_SRC_CRTC1;
1594 } else if (dfp) {
1595 minfo->outputs[2].default_src = MATROXFB_SRC_CRTC1;
1596 }
1597 ptr = outputs;
1598 for (i = 0; i < MATROXFB_MAX_OUTPUTS; i++) {
1599 char c = *ptr++;
1600
1601 if (c == 0) {
1602 break;
1603 }
1604 if (c == '0') {
1605 minfo->outputs[i].default_src = MATROXFB_SRC_NONE;
1606 } else if (c == '1') {
1607 minfo->outputs[i].default_src = MATROXFB_SRC_CRTC1;
1608 } else if (c == '2' && minfo->devflags.crtc2) {
1609 minfo->outputs[i].default_src = MATROXFB_SRC_CRTC2;
1610 } else {
1611 printk(KERN_ERR "matroxfb: Unknown outputs setting\n");
1612 break;
1613 }
1614 }
1615
1616 outputs[0] = 0;
1617}
1618
1619static int initMatrox2(struct matrox_fb_info *minfo, struct board *b)
1620{
1621 unsigned long ctrlptr_phys = 0;
1622 unsigned long video_base_phys = 0;
1623 unsigned int memsize;
1624 int err;
1625
1626 static struct pci_device_id intel_82437[] = {
1627 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437) },
1628 { },
1629 };
1630
1631 DBG(__func__)
1632
1633
1634 vesafb_defined.accel_flags = FB_ACCELF_TEXT;
1635
1636 minfo->hw_switch = b->base->lowlevel;
1637 minfo->devflags.accelerator = b->base->accelID;
1638 minfo->max_pixel_clock = b->maxclk;
1639
1640 printk(KERN_INFO "matroxfb: Matrox %s detected\n", b->name);
1641 minfo->capable.plnwt = 1;
1642 minfo->chip = b->chip;
1643 minfo->capable.srcorg = b->flags & DEVF_SRCORG;
1644 minfo->devflags.video64bits = b->flags & DEVF_VIDEO64BIT;
1645 if (b->flags & DEVF_TEXT4B) {
1646 minfo->devflags.vgastep = 4;
1647 minfo->devflags.textmode = 4;
1648 minfo->devflags.text_type_aux = FB_AUX_TEXT_MGA_STEP16;
1649 } else if (b->flags & DEVF_TEXT16B) {
1650 minfo->devflags.vgastep = 16;
1651 minfo->devflags.textmode = 1;
1652 minfo->devflags.text_type_aux = FB_AUX_TEXT_MGA_STEP16;
1653 } else {
1654 minfo->devflags.vgastep = 8;
1655 minfo->devflags.textmode = 1;
1656 minfo->devflags.text_type_aux = FB_AUX_TEXT_MGA_STEP8;
1657 }
1658 minfo->devflags.support32MB = (b->flags & DEVF_SUPPORT32MB) != 0;
1659 minfo->devflags.precise_width = !(b->flags & DEVF_ANY_VXRES);
1660 minfo->devflags.crtc2 = (b->flags & DEVF_CRTC2) != 0;
1661 minfo->devflags.maven_capable = (b->flags & DEVF_MAVEN_CAPABLE) != 0;
1662 minfo->devflags.dualhead = (b->flags & DEVF_DUALHEAD) != 0;
1663 minfo->devflags.dfp_type = dfp_type;
1664 minfo->devflags.g450dac = (b->flags & DEVF_G450DAC) != 0;
1665 minfo->devflags.textstep = minfo->devflags.vgastep * minfo->devflags.textmode;
1666 minfo->devflags.textvram = 65536 / minfo->devflags.textmode;
1667 setDefaultOutputs(minfo);
1668 if (b->flags & DEVF_PANELLINK_CAPABLE) {
1669 minfo->outputs[2].data = minfo;
1670 minfo->outputs[2].output = &panellink_output;
1671 minfo->outputs[2].src = minfo->outputs[2].default_src;
1672 minfo->outputs[2].mode = MATROXFB_OUTPUT_MODE_MONITOR;
1673 minfo->devflags.panellink = 1;
1674 }
1675
1676 if (minfo->capable.cross4MB < 0)
1677 minfo->capable.cross4MB = b->flags & DEVF_CROSS4MB;
1678 if (b->flags & DEVF_SWAPS) {
1679 ctrlptr_phys = pci_resource_start(minfo->pcidev, 1);
1680 video_base_phys = pci_resource_start(minfo->pcidev, 0);
1681 minfo->devflags.fbResource = PCI_BASE_ADDRESS_0;
1682 } else {
1683 ctrlptr_phys = pci_resource_start(minfo->pcidev, 0);
1684 video_base_phys = pci_resource_start(minfo->pcidev, 1);
1685 minfo->devflags.fbResource = PCI_BASE_ADDRESS_1;
1686 }
1687 err = -EINVAL;
1688 if (!ctrlptr_phys) {
1689 printk(KERN_ERR "matroxfb: control registers are not available, matroxfb disabled\n");
1690 goto fail;
1691 }
1692 if (!video_base_phys) {
1693 printk(KERN_ERR "matroxfb: video RAM is not available in PCI address space, matroxfb disabled\n");
1694 goto fail;
1695 }
1696 memsize = b->base->maxvram;
1697 if (!request_mem_region(ctrlptr_phys, 16384, "matroxfb MMIO")) {
1698 goto fail;
1699 }
1700 if (!request_mem_region(video_base_phys, memsize, "matroxfb FB")) {
1701 goto failCtrlMR;
1702 }
1703 minfo->video.len_maximum = memsize;
1704
1705 if (mem < 1024) mem *= 1024;
1706 if (mem < 0x00100000) mem *= 1024;
1707
1708 if (mem && (mem < memsize))
1709 memsize = mem;
1710 err = -ENOMEM;
1711
1712 minfo->mmio.vbase.vaddr = ioremap_nocache(ctrlptr_phys, 16384);
1713 if (!minfo->mmio.vbase.vaddr) {
1714 printk(KERN_ERR "matroxfb: cannot ioremap(%lX, 16384), matroxfb disabled\n", ctrlptr_phys);
1715 goto failVideoMR;
1716 }
1717 minfo->mmio.base = ctrlptr_phys;
1718 minfo->mmio.len = 16384;
1719 minfo->video.base = video_base_phys;
1720 minfo->video.vbase.vaddr = ioremap_wc(video_base_phys, memsize);
1721 if (!minfo->video.vbase.vaddr) {
1722 printk(KERN_ERR "matroxfb: cannot ioremap(%lX, %d), matroxfb disabled\n",
1723 video_base_phys, memsize);
1724 goto failCtrlIO;
1725 }
1726 {
1727 u_int32_t cmd;
1728 u_int32_t mga_option;
1729
1730 pci_read_config_dword(minfo->pcidev, PCI_OPTION_REG, &mga_option);
1731 pci_read_config_dword(minfo->pcidev, PCI_COMMAND, &cmd);
1732 mga_option &= 0x7FFFFFFF;
1733 mga_option |= MX_OPTION_BSWAP;
1734
1735 cmd &= ~PCI_COMMAND_VGA_PALETTE;
1736 if (pci_dev_present(intel_82437)) {
1737 if (!(mga_option & 0x20000000) && !minfo->devflags.nopciretry) {
1738 printk(KERN_WARNING "matroxfb: Disabling PCI retries due to i82437 present\n");
1739 }
1740 mga_option |= 0x20000000;
1741 minfo->devflags.nopciretry = 1;
1742 }
1743 pci_write_config_dword(minfo->pcidev, PCI_COMMAND, cmd);
1744 pci_write_config_dword(minfo->pcidev, PCI_OPTION_REG, mga_option);
1745 minfo->hw.MXoptionReg = mga_option;
1746
1747
1748
1749 pci_write_config_dword(minfo->pcidev, PCI_MGA_INDEX, 0x00003C00);
1750 }
1751
1752 err = -ENXIO;
1753 matroxfb_read_pins(minfo);
1754 if (minfo->hw_switch->preinit(minfo)) {
1755 goto failVideoIO;
1756 }
1757
1758 err = -ENOMEM;
1759 if (!matroxfb_getmemory(minfo, memsize, &minfo->video.len) || !minfo->video.len) {
1760 printk(KERN_ERR "matroxfb: cannot determine memory size\n");
1761 goto failVideoIO;
1762 }
1763 minfo->devflags.ydstorg = 0;
1764
1765 minfo->video.base = video_base_phys;
1766 minfo->video.len_usable = minfo->video.len;
1767 if (minfo->video.len_usable > b->base->maxdisplayable)
1768 minfo->video.len_usable = b->base->maxdisplayable;
1769 if (mtrr)
1770 minfo->wc_cookie = arch_phys_wc_add(video_base_phys,
1771 minfo->video.len);
1772
1773 if (!minfo->devflags.novga)
1774 request_region(0x3C0, 32, "matrox");
1775 matroxfb_g450_connect(minfo);
1776 minfo->hw_switch->reset(minfo);
1777
1778 minfo->fbcon.monspecs.hfmin = 0;
1779 minfo->fbcon.monspecs.hfmax = fh;
1780 minfo->fbcon.monspecs.vfmin = 0;
1781 minfo->fbcon.monspecs.vfmax = fv;
1782 minfo->fbcon.monspecs.dpms = 0;
1783
1784
1785 vesafb_defined.red = colors[depth-1].red;
1786 vesafb_defined.green = colors[depth-1].green;
1787 vesafb_defined.blue = colors[depth-1].blue;
1788 vesafb_defined.bits_per_pixel = colors[depth-1].bits_per_pixel;
1789 vesafb_defined.grayscale = grayscale;
1790 vesafb_defined.vmode = 0;
1791 if (noaccel)
1792 vesafb_defined.accel_flags &= ~FB_ACCELF_TEXT;
1793
1794 minfo->fbops = matroxfb_ops;
1795 minfo->fbcon.fbops = &minfo->fbops;
1796 minfo->fbcon.pseudo_palette = minfo->cmap;
1797
1798 minfo->fbcon.flags = hotplug ? FBINFO_FLAG_MODULE : FBINFO_FLAG_DEFAULT;
1799 minfo->fbcon.flags |= FBINFO_PARTIAL_PAN_OK |
1800 FBINFO_HWACCEL_COPYAREA |
1801 FBINFO_HWACCEL_FILLRECT |
1802 FBINFO_HWACCEL_IMAGEBLIT |
1803 FBINFO_HWACCEL_XPAN |
1804 FBINFO_HWACCEL_YPAN |
1805 FBINFO_READS_FAST;
1806 minfo->video.len_usable &= PAGE_MASK;
1807 fb_alloc_cmap(&minfo->fbcon.cmap, 256, 1);
1808
1809#ifndef MODULE
1810
1811 if (!hotplug) {
1812 fb_find_mode(&vesafb_defined, &minfo->fbcon, videomode[0] ? videomode : NULL,
1813 NULL, 0, &defaultmode, vesafb_defined.bits_per_pixel);
1814 }
1815#endif
1816
1817
1818 if (hslen)
1819 vesafb_defined.hsync_len = hslen;
1820 if (vslen)
1821 vesafb_defined.vsync_len = vslen;
1822 if (left != ~0)
1823 vesafb_defined.left_margin = left;
1824 if (right != ~0)
1825 vesafb_defined.right_margin = right;
1826 if (upper != ~0)
1827 vesafb_defined.upper_margin = upper;
1828 if (lower != ~0)
1829 vesafb_defined.lower_margin = lower;
1830 if (xres)
1831 vesafb_defined.xres = xres;
1832 if (yres)
1833 vesafb_defined.yres = yres;
1834 if (sync != -1)
1835 vesafb_defined.sync = sync;
1836 else if (vesafb_defined.sync == ~0) {
1837 vesafb_defined.sync = 0;
1838 if (yres < 400)
1839 vesafb_defined.sync |= FB_SYNC_HOR_HIGH_ACT;
1840 else if (yres < 480)
1841 vesafb_defined.sync |= FB_SYNC_VERT_HIGH_ACT;
1842 }
1843
1844
1845 {
1846 unsigned int tmp;
1847
1848 if (fv) {
1849 tmp = fv * (vesafb_defined.upper_margin + vesafb_defined.yres
1850 + vesafb_defined.lower_margin + vesafb_defined.vsync_len);
1851 if ((tmp < fh) || (fh == 0)) fh = tmp;
1852 }
1853 if (fh) {
1854 tmp = fh * (vesafb_defined.left_margin + vesafb_defined.xres
1855 + vesafb_defined.right_margin + vesafb_defined.hsync_len);
1856 if ((tmp < maxclk) || (maxclk == 0)) maxclk = tmp;
1857 }
1858 tmp = (maxclk + 499) / 500;
1859 if (tmp) {
1860 tmp = (2000000000 + tmp) / tmp;
1861 if (tmp > pixclock) pixclock = tmp;
1862 }
1863 }
1864 if (pixclock) {
1865 if (pixclock < 2000)
1866 pixclock = 4000;
1867 if (pixclock > 1000000)
1868 pixclock = 1000000;
1869 vesafb_defined.pixclock = pixclock;
1870 }
1871
1872
1873#if defined(CONFIG_PPC_PMAC)
1874#ifndef MODULE
1875 if (machine_is(powermac)) {
1876 struct fb_var_screeninfo var;
1877 if (default_vmode <= 0 || default_vmode > VMODE_MAX)
1878 default_vmode = VMODE_640_480_60;
1879#ifdef CONFIG_NVRAM
1880 if (default_cmode == CMODE_NVRAM)
1881 default_cmode = nvram_read_byte(NV_CMODE);
1882#endif
1883 if (default_cmode < CMODE_8 || default_cmode > CMODE_32)
1884 default_cmode = CMODE_8;
1885 if (!mac_vmode_to_var(default_vmode, default_cmode, &var)) {
1886 var.accel_flags = vesafb_defined.accel_flags;
1887 var.xoffset = var.yoffset = 0;
1888
1889 vesafb_defined = var;
1890 }
1891 }
1892#endif
1893#endif
1894 vesafb_defined.xres_virtual = vesafb_defined.xres;
1895 if (nopan) {
1896 vesafb_defined.yres_virtual = vesafb_defined.yres;
1897 } else {
1898 vesafb_defined.yres_virtual = 65536;
1899
1900 }
1901 matroxfb_init_fix(minfo);
1902 minfo->fbcon.screen_base = vaddr_va(minfo->video.vbase);
1903
1904 matroxfb_check_var(&vesafb_defined, &minfo->fbcon);
1905
1906
1907
1908
1909 minfo->fbcon.var = vesafb_defined;
1910 err = -EINVAL;
1911
1912 printk(KERN_INFO "matroxfb: %dx%dx%dbpp (virtual: %dx%d)\n",
1913 vesafb_defined.xres, vesafb_defined.yres, vesafb_defined.bits_per_pixel,
1914 vesafb_defined.xres_virtual, vesafb_defined.yres_virtual);
1915 printk(KERN_INFO "matroxfb: framebuffer at 0x%lX, mapped to 0x%p, size %d\n",
1916 minfo->video.base, vaddr_va(minfo->video.vbase), minfo->video.len);
1917
1918
1919
1920
1921 minfo->fbcon.device = &minfo->pcidev->dev;
1922 if (register_framebuffer(&minfo->fbcon) < 0) {
1923 goto failVideoIO;
1924 }
1925 fb_info(&minfo->fbcon, "%s frame buffer device\n", minfo->fbcon.fix.id);
1926
1927
1928
1929 if (!minfo->initialized) {
1930 fb_info(&minfo->fbcon, "initializing hardware\n");
1931
1932
1933 vesafb_defined.activate |= FB_ACTIVATE_FORCE;
1934 fb_set_var(&minfo->fbcon, &vesafb_defined);
1935 }
1936
1937 return 0;
1938failVideoIO:;
1939 matroxfb_g450_shutdown(minfo);
1940 iounmap(minfo->video.vbase.vaddr);
1941failCtrlIO:;
1942 iounmap(minfo->mmio.vbase.vaddr);
1943failVideoMR:;
1944 release_mem_region(video_base_phys, minfo->video.len_maximum);
1945failCtrlMR:;
1946 release_mem_region(ctrlptr_phys, 16384);
1947fail:;
1948 return err;
1949}
1950
1951static LIST_HEAD(matroxfb_list);
1952static LIST_HEAD(matroxfb_driver_list);
1953
1954#define matroxfb_l(x) list_entry(x, struct matrox_fb_info, next_fb)
1955#define matroxfb_driver_l(x) list_entry(x, struct matroxfb_driver, node)
1956int matroxfb_register_driver(struct matroxfb_driver* drv) {
1957 struct matrox_fb_info* minfo;
1958
1959 list_add(&drv->node, &matroxfb_driver_list);
1960 for (minfo = matroxfb_l(matroxfb_list.next);
1961 minfo != matroxfb_l(&matroxfb_list);
1962 minfo = matroxfb_l(minfo->next_fb.next)) {
1963 void* p;
1964
1965 if (minfo->drivers_count == MATROXFB_MAX_FB_DRIVERS)
1966 continue;
1967 p = drv->probe(minfo);
1968 if (p) {
1969 minfo->drivers_data[minfo->drivers_count] = p;
1970 minfo->drivers[minfo->drivers_count++] = drv;
1971 }
1972 }
1973 return 0;
1974}
1975
1976void matroxfb_unregister_driver(struct matroxfb_driver* drv) {
1977 struct matrox_fb_info* minfo;
1978
1979 list_del(&drv->node);
1980 for (minfo = matroxfb_l(matroxfb_list.next);
1981 minfo != matroxfb_l(&matroxfb_list);
1982 minfo = matroxfb_l(minfo->next_fb.next)) {
1983 int i;
1984
1985 for (i = 0; i < minfo->drivers_count; ) {
1986 if (minfo->drivers[i] == drv) {
1987 if (drv && drv->remove)
1988 drv->remove(minfo, minfo->drivers_data[i]);
1989 minfo->drivers[i] = minfo->drivers[--minfo->drivers_count];
1990 minfo->drivers_data[i] = minfo->drivers_data[minfo->drivers_count];
1991 } else
1992 i++;
1993 }
1994 }
1995}
1996
1997static void matroxfb_register_device(struct matrox_fb_info* minfo) {
1998 struct matroxfb_driver* drv;
1999 int i = 0;
2000 list_add(&minfo->next_fb, &matroxfb_list);
2001 for (drv = matroxfb_driver_l(matroxfb_driver_list.next);
2002 drv != matroxfb_driver_l(&matroxfb_driver_list);
2003 drv = matroxfb_driver_l(drv->node.next)) {
2004 if (drv && drv->probe) {
2005 void *p = drv->probe(minfo);
2006 if (p) {
2007 minfo->drivers_data[i] = p;
2008 minfo->drivers[i++] = drv;
2009 if (i == MATROXFB_MAX_FB_DRIVERS)
2010 break;
2011 }
2012 }
2013 }
2014 minfo->drivers_count = i;
2015}
2016
2017static void matroxfb_unregister_device(struct matrox_fb_info* minfo) {
2018 int i;
2019
2020 list_del(&minfo->next_fb);
2021 for (i = 0; i < minfo->drivers_count; i++) {
2022 struct matroxfb_driver* drv = minfo->drivers[i];
2023
2024 if (drv && drv->remove)
2025 drv->remove(minfo, minfo->drivers_data[i]);
2026 }
2027}
2028
2029static int matroxfb_probe(struct pci_dev* pdev, const struct pci_device_id* dummy) {
2030 struct board* b;
2031 u_int16_t svid;
2032 u_int16_t sid;
2033 struct matrox_fb_info* minfo;
2034 int err;
2035 u_int32_t cmd;
2036 DBG(__func__)
2037
2038 svid = pdev->subsystem_vendor;
2039 sid = pdev->subsystem_device;
2040 for (b = dev_list; b->vendor; b++) {
2041 if ((b->vendor != pdev->vendor) || (b->device != pdev->device) || (b->rev < pdev->revision)) continue;
2042 if (b->svid)
2043 if ((b->svid != svid) || (b->sid != sid)) continue;
2044 break;
2045 }
2046
2047 if (!b->vendor)
2048 return -ENODEV;
2049 if (dev > 0) {
2050
2051 dev--;
2052 return -ENODEV;
2053 }
2054 pci_read_config_dword(pdev, PCI_COMMAND, &cmd);
2055 if (pci_enable_device(pdev)) {
2056 return -1;
2057 }
2058
2059 minfo = kzalloc(sizeof(*minfo), GFP_KERNEL);
2060 if (!minfo)
2061 return -1;
2062
2063 minfo->pcidev = pdev;
2064 minfo->dead = 0;
2065 minfo->usecount = 0;
2066 minfo->userusecount = 0;
2067
2068 pci_set_drvdata(pdev, minfo);
2069
2070 minfo->devflags.memtype = memtype;
2071 if (memtype != -1)
2072 noinit = 0;
2073 if (cmd & PCI_COMMAND_MEMORY) {
2074 minfo->devflags.novga = novga;
2075 minfo->devflags.nobios = nobios;
2076 minfo->devflags.noinit = noinit;
2077
2078 novga = 1;
2079 nobios = 1;
2080 noinit = 0;
2081 } else {
2082 minfo->devflags.novga = 1;
2083 minfo->devflags.nobios = 1;
2084 minfo->devflags.noinit = 0;
2085 }
2086
2087 minfo->devflags.nopciretry = no_pci_retry;
2088 minfo->devflags.mga_24bpp_fix = inv24;
2089 minfo->devflags.precise_width = option_precise_width;
2090 minfo->devflags.sgram = sgram;
2091 minfo->capable.cross4MB = cross4MB;
2092
2093 spin_lock_init(&minfo->lock.DAC);
2094 spin_lock_init(&minfo->lock.accel);
2095 init_rwsem(&minfo->crtc2.lock);
2096 init_rwsem(&minfo->altout.lock);
2097 mutex_init(&minfo->fbcon.mm_lock);
2098 minfo->irq_flags = 0;
2099 init_waitqueue_head(&minfo->crtc1.vsync.wait);
2100 init_waitqueue_head(&minfo->crtc2.vsync.wait);
2101 minfo->crtc1.panpos = -1;
2102
2103 err = initMatrox2(minfo, b);
2104 if (!err) {
2105 matroxfb_register_device(minfo);
2106 return 0;
2107 }
2108 kfree(minfo);
2109 return -1;
2110}
2111
2112static void pci_remove_matrox(struct pci_dev* pdev) {
2113 struct matrox_fb_info* minfo;
2114
2115 minfo = pci_get_drvdata(pdev);
2116 matroxfb_remove(minfo, 1);
2117}
2118
2119static struct pci_device_id matroxfb_devices[] = {
2120#ifdef CONFIG_FB_MATROX_MILLENIUM
2121 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL,
2122 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2123 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2,
2124 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2125 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MIL_2_AGP,
2126 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2127#endif
2128#ifdef CONFIG_FB_MATROX_MYSTIQUE
2129 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_MYS,
2130 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2131#endif
2132#ifdef CONFIG_FB_MATROX_G
2133 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_MM,
2134 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2135 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G100_AGP,
2136 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2137 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_PCI,
2138 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2139 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G200_AGP,
2140 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2141 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400,
2142 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2143 {PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G550,
2144 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
2145#endif
2146 {0, 0,
2147 0, 0, 0, 0, 0}
2148};
2149
2150MODULE_DEVICE_TABLE(pci, matroxfb_devices);
2151
2152
2153static struct pci_driver matroxfb_driver = {
2154 .name = "matroxfb",
2155 .id_table = matroxfb_devices,
2156 .probe = matroxfb_probe,
2157 .remove = pci_remove_matrox,
2158};
2159
2160
2161
2162#define RSResolution(X) ((X) & 0x0F)
2163#define RS640x400 1
2164#define RS640x480 2
2165#define RS800x600 3
2166#define RS1024x768 4
2167#define RS1280x1024 5
2168#define RS1600x1200 6
2169#define RS768x576 7
2170#define RS960x720 8
2171#define RS1152x864 9
2172#define RS1408x1056 10
2173#define RS640x350 11
2174#define RS1056x344 12
2175#define RS1056x400 13
2176#define RS1056x480 14
2177#define RSNoxNo 15
2178
2179static struct { int xres, yres, left, right, upper, lower, hslen, vslen, vfreq; } timmings[] __initdata = {
2180 { 640, 400, 48, 16, 39, 8, 96, 2, 70 },
2181 { 640, 480, 48, 16, 33, 10, 96, 2, 60 },
2182 { 800, 600, 144, 24, 28, 8, 112, 6, 60 },
2183 { 1024, 768, 160, 32, 30, 4, 128, 4, 60 },
2184 { 1280, 1024, 224, 32, 32, 4, 136, 4, 60 },
2185 { 1600, 1200, 272, 48, 32, 5, 152, 5, 60 },
2186 { 768, 576, 144, 16, 28, 6, 112, 4, 60 },
2187 { 960, 720, 144, 24, 28, 8, 112, 4, 60 },
2188 { 1152, 864, 192, 32, 30, 4, 128, 4, 60 },
2189 { 1408, 1056, 256, 40, 32, 5, 144, 5, 60 },
2190 { 640, 350, 48, 16, 39, 8, 96, 2, 70 },
2191 { 1056, 344, 96, 24, 59, 44, 160, 2, 70 },
2192 { 1056, 400, 96, 24, 39, 8, 160, 2, 70 },
2193 { 1056, 480, 96, 24, 36, 12, 160, 3, 60 },
2194 { 0, 0, ~0, ~0, ~0, ~0, 0, 0, 0 }
2195};
2196
2197#define RSCreate(X,Y) ((X) | ((Y) << 8))
2198static struct { unsigned int vesa; unsigned int info; } *RSptr, vesamap[] __initdata = {
2199
2200 { ~0, RSCreate(RSNoxNo, RS8bpp ) },
2201 { 0x101, RSCreate(RS640x480, RS8bpp ) },
2202 { 0x100, RSCreate(RS640x400, RS8bpp ) },
2203 { 0x180, RSCreate(RS768x576, RS8bpp ) },
2204 { 0x103, RSCreate(RS800x600, RS8bpp ) },
2205 { 0x188, RSCreate(RS960x720, RS8bpp ) },
2206 { 0x105, RSCreate(RS1024x768, RS8bpp ) },
2207 { 0x190, RSCreate(RS1152x864, RS8bpp ) },
2208 { 0x107, RSCreate(RS1280x1024, RS8bpp ) },
2209 { 0x198, RSCreate(RS1408x1056, RS8bpp ) },
2210 { 0x11C, RSCreate(RS1600x1200, RS8bpp ) },
2211 { 0x110, RSCreate(RS640x480, RS15bpp) },
2212 { 0x181, RSCreate(RS768x576, RS15bpp) },
2213 { 0x113, RSCreate(RS800x600, RS15bpp) },
2214 { 0x189, RSCreate(RS960x720, RS15bpp) },
2215 { 0x116, RSCreate(RS1024x768, RS15bpp) },
2216 { 0x191, RSCreate(RS1152x864, RS15bpp) },
2217 { 0x119, RSCreate(RS1280x1024, RS15bpp) },
2218 { 0x199, RSCreate(RS1408x1056, RS15bpp) },
2219 { 0x11D, RSCreate(RS1600x1200, RS15bpp) },
2220 { 0x111, RSCreate(RS640x480, RS16bpp) },
2221 { 0x182, RSCreate(RS768x576, RS16bpp) },
2222 { 0x114, RSCreate(RS800x600, RS16bpp) },
2223 { 0x18A, RSCreate(RS960x720, RS16bpp) },
2224 { 0x117, RSCreate(RS1024x768, RS16bpp) },
2225 { 0x192, RSCreate(RS1152x864, RS16bpp) },
2226 { 0x11A, RSCreate(RS1280x1024, RS16bpp) },
2227 { 0x19A, RSCreate(RS1408x1056, RS16bpp) },
2228 { 0x11E, RSCreate(RS1600x1200, RS16bpp) },
2229 { 0x1B2, RSCreate(RS640x480, RS24bpp) },
2230 { 0x184, RSCreate(RS768x576, RS24bpp) },
2231 { 0x1B5, RSCreate(RS800x600, RS24bpp) },
2232 { 0x18C, RSCreate(RS960x720, RS24bpp) },
2233 { 0x1B8, RSCreate(RS1024x768, RS24bpp) },
2234 { 0x194, RSCreate(RS1152x864, RS24bpp) },
2235 { 0x1BB, RSCreate(RS1280x1024, RS24bpp) },
2236 { 0x19C, RSCreate(RS1408x1056, RS24bpp) },
2237 { 0x1BF, RSCreate(RS1600x1200, RS24bpp) },
2238 { 0x112, RSCreate(RS640x480, RS32bpp) },
2239 { 0x183, RSCreate(RS768x576, RS32bpp) },
2240 { 0x115, RSCreate(RS800x600, RS32bpp) },
2241 { 0x18B, RSCreate(RS960x720, RS32bpp) },
2242 { 0x118, RSCreate(RS1024x768, RS32bpp) },
2243 { 0x193, RSCreate(RS1152x864, RS32bpp) },
2244 { 0x11B, RSCreate(RS1280x1024, RS32bpp) },
2245 { 0x19B, RSCreate(RS1408x1056, RS32bpp) },
2246 { 0x11F, RSCreate(RS1600x1200, RS32bpp) },
2247 { 0x010, RSCreate(RS640x350, RS4bpp ) },
2248 { 0x012, RSCreate(RS640x480, RS4bpp ) },
2249 { 0x102, RSCreate(RS800x600, RS4bpp ) },
2250 { 0x104, RSCreate(RS1024x768, RS4bpp ) },
2251 { 0x106, RSCreate(RS1280x1024, RS4bpp ) },
2252 { 0, 0 }};
2253
2254static void __init matroxfb_init_params(void) {
2255
2256 if (fh < 1000)
2257 fh *= 1000;
2258
2259 if (maxclk < 1000) maxclk *= 1000;
2260 if (maxclk < 1000000) maxclk *= 1000;
2261
2262 if (vesa != ~0)
2263 vesa &= 0x1DFF;
2264
2265
2266 for (RSptr = vesamap; RSptr->vesa; RSptr++) {
2267 if (RSptr->vesa == vesa) break;
2268 }
2269 if (!RSptr->vesa) {
2270 printk(KERN_ERR "Invalid vesa mode 0x%04X\n", vesa);
2271 RSptr = vesamap;
2272 }
2273 {
2274 int res = RSResolution(RSptr->info)-1;
2275 if (left == ~0)
2276 left = timmings[res].left;
2277 if (!xres)
2278 xres = timmings[res].xres;
2279 if (right == ~0)
2280 right = timmings[res].right;
2281 if (!hslen)
2282 hslen = timmings[res].hslen;
2283 if (upper == ~0)
2284 upper = timmings[res].upper;
2285 if (!yres)
2286 yres = timmings[res].yres;
2287 if (lower == ~0)
2288 lower = timmings[res].lower;
2289 if (!vslen)
2290 vslen = timmings[res].vslen;
2291 if (!(fv||fh||maxclk||pixclock))
2292 fv = timmings[res].vfreq;
2293 if (depth == -1)
2294 depth = RSDepth(RSptr->info);
2295 }
2296}
2297
2298static int __init matrox_init(void) {
2299 int err;
2300
2301 matroxfb_init_params();
2302 err = pci_register_driver(&matroxfb_driver);
2303 dev = -1;
2304 return err;
2305}
2306
2307
2308
2309static void __exit matrox_done(void) {
2310 pci_unregister_driver(&matroxfb_driver);
2311}
2312
2313#ifndef MODULE
2314
2315
2316
2317static int __init matroxfb_setup(char *options) {
2318 char *this_opt;
2319
2320 DBG(__func__)
2321
2322 if (!options || !*options)
2323 return 0;
2324
2325 while ((this_opt = strsep(&options, ",")) != NULL) {
2326 if (!*this_opt) continue;
2327
2328 dprintk("matroxfb_setup: option %s\n", this_opt);
2329
2330 if (!strncmp(this_opt, "dev:", 4))
2331 dev = simple_strtoul(this_opt+4, NULL, 0);
2332 else if (!strncmp(this_opt, "depth:", 6)) {
2333 switch (simple_strtoul(this_opt+6, NULL, 0)) {
2334 case 0: depth = RSText; break;
2335 case 4: depth = RS4bpp; break;
2336 case 8: depth = RS8bpp; break;
2337 case 15:depth = RS15bpp; break;
2338 case 16:depth = RS16bpp; break;
2339 case 24:depth = RS24bpp; break;
2340 case 32:depth = RS32bpp; break;
2341 default:
2342 printk(KERN_ERR "matroxfb: unsupported color depth\n");
2343 }
2344 } else if (!strncmp(this_opt, "xres:", 5))
2345 xres = simple_strtoul(this_opt+5, NULL, 0);
2346 else if (!strncmp(this_opt, "yres:", 5))
2347 yres = simple_strtoul(this_opt+5, NULL, 0);
2348 else if (!strncmp(this_opt, "vslen:", 6))
2349 vslen = simple_strtoul(this_opt+6, NULL, 0);
2350 else if (!strncmp(this_opt, "hslen:", 6))
2351 hslen = simple_strtoul(this_opt+6, NULL, 0);
2352 else if (!strncmp(this_opt, "left:", 5))
2353 left = simple_strtoul(this_opt+5, NULL, 0);
2354 else if (!strncmp(this_opt, "right:", 6))
2355 right = simple_strtoul(this_opt+6, NULL, 0);
2356 else if (!strncmp(this_opt, "upper:", 6))
2357 upper = simple_strtoul(this_opt+6, NULL, 0);
2358 else if (!strncmp(this_opt, "lower:", 6))
2359 lower = simple_strtoul(this_opt+6, NULL, 0);
2360 else if (!strncmp(this_opt, "pixclock:", 9))
2361 pixclock = simple_strtoul(this_opt+9, NULL, 0);
2362 else if (!strncmp(this_opt, "sync:", 5))
2363 sync = simple_strtoul(this_opt+5, NULL, 0);
2364 else if (!strncmp(this_opt, "vesa:", 5))
2365 vesa = simple_strtoul(this_opt+5, NULL, 0);
2366 else if (!strncmp(this_opt, "maxclk:", 7))
2367 maxclk = simple_strtoul(this_opt+7, NULL, 0);
2368 else if (!strncmp(this_opt, "fh:", 3))
2369 fh = simple_strtoul(this_opt+3, NULL, 0);
2370 else if (!strncmp(this_opt, "fv:", 3))
2371 fv = simple_strtoul(this_opt+3, NULL, 0);
2372 else if (!strncmp(this_opt, "mem:", 4))
2373 mem = simple_strtoul(this_opt+4, NULL, 0);
2374 else if (!strncmp(this_opt, "mode:", 5))
2375 strlcpy(videomode, this_opt+5, sizeof(videomode));
2376 else if (!strncmp(this_opt, "outputs:", 8))
2377 strlcpy(outputs, this_opt+8, sizeof(outputs));
2378 else if (!strncmp(this_opt, "dfp:", 4)) {
2379 dfp_type = simple_strtoul(this_opt+4, NULL, 0);
2380 dfp = 1;
2381 }
2382#ifdef CONFIG_PPC_PMAC
2383 else if (!strncmp(this_opt, "vmode:", 6)) {
2384 unsigned int vmode = simple_strtoul(this_opt+6, NULL, 0);
2385 if (vmode > 0 && vmode <= VMODE_MAX)
2386 default_vmode = vmode;
2387 } else if (!strncmp(this_opt, "cmode:", 6)) {
2388 unsigned int cmode = simple_strtoul(this_opt+6, NULL, 0);
2389 switch (cmode) {
2390 case 0:
2391 case 8:
2392 default_cmode = CMODE_8;
2393 break;
2394 case 15:
2395 case 16:
2396 default_cmode = CMODE_16;
2397 break;
2398 case 24:
2399 case 32:
2400 default_cmode = CMODE_32;
2401 break;
2402 }
2403 }
2404#endif
2405 else if (!strcmp(this_opt, "disabled"))
2406 disabled = 1;
2407 else if (!strcmp(this_opt, "enabled"))
2408 disabled = 0;
2409 else if (!strcmp(this_opt, "sgram"))
2410 sgram = 1;
2411 else if (!strcmp(this_opt, "sdram"))
2412 sgram = 0;
2413 else if (!strncmp(this_opt, "memtype:", 8))
2414 memtype = simple_strtoul(this_opt+8, NULL, 0);
2415 else {
2416 int value = 1;
2417
2418 if (!strncmp(this_opt, "no", 2)) {
2419 value = 0;
2420 this_opt += 2;
2421 }
2422 if (! strcmp(this_opt, "inverse"))
2423 inverse = value;
2424 else if (!strcmp(this_opt, "accel"))
2425 noaccel = !value;
2426 else if (!strcmp(this_opt, "pan"))
2427 nopan = !value;
2428 else if (!strcmp(this_opt, "pciretry"))
2429 no_pci_retry = !value;
2430 else if (!strcmp(this_opt, "vga"))
2431 novga = !value;
2432 else if (!strcmp(this_opt, "bios"))
2433 nobios = !value;
2434 else if (!strcmp(this_opt, "init"))
2435 noinit = !value;
2436 else if (!strcmp(this_opt, "mtrr"))
2437 mtrr = value;
2438 else if (!strcmp(this_opt, "inv24"))
2439 inv24 = value;
2440 else if (!strcmp(this_opt, "cross4MB"))
2441 cross4MB = value;
2442 else if (!strcmp(this_opt, "grayscale"))
2443 grayscale = value;
2444 else if (!strcmp(this_opt, "dfp"))
2445 dfp = value;
2446 else {
2447 strlcpy(videomode, this_opt, sizeof(videomode));
2448 }
2449 }
2450 }
2451 return 0;
2452}
2453
2454static int __initdata initialized = 0;
2455
2456static int __init matroxfb_init(void)
2457{
2458 char *option = NULL;
2459 int err = 0;
2460
2461 DBG(__func__)
2462
2463 if (fb_get_options("matroxfb", &option))
2464 return -ENODEV;
2465 matroxfb_setup(option);
2466
2467 if (disabled)
2468 return -ENXIO;
2469 if (!initialized) {
2470 initialized = 1;
2471 err = matrox_init();
2472 }
2473 hotplug = 1;
2474
2475 return err;
2476}
2477
2478module_init(matroxfb_init);
2479
2480#else
2481
2482
2483
2484MODULE_AUTHOR("(c) 1998-2002 Petr Vandrovec <vandrove@vc.cvut.cz>");
2485MODULE_DESCRIPTION("Accelerated FBDev driver for Matrox Millennium/Mystique/G100/G200/G400/G450/G550");
2486MODULE_LICENSE("GPL");
2487
2488module_param(mem, int, 0);
2489MODULE_PARM_DESC(mem, "Size of available memory in MB, KB or B (2,4,8,12,16MB, default=autodetect)");
2490module_param(disabled, int, 0);
2491MODULE_PARM_DESC(disabled, "Disabled (0 or 1=disabled) (default=0)");
2492module_param(noaccel, int, 0);
2493MODULE_PARM_DESC(noaccel, "Do not use accelerating engine (0 or 1=disabled) (default=0)");
2494module_param(nopan, int, 0);
2495MODULE_PARM_DESC(nopan, "Disable pan on startup (0 or 1=disabled) (default=0)");
2496module_param(no_pci_retry, int, 0);
2497MODULE_PARM_DESC(no_pci_retry, "PCI retries enabled (0 or 1=disabled) (default=0)");
2498module_param(novga, int, 0);
2499MODULE_PARM_DESC(novga, "VGA I/O (0x3C0-0x3DF) disabled (0 or 1=disabled) (default=0)");
2500module_param(nobios, int, 0);
2501MODULE_PARM_DESC(nobios, "Disables ROM BIOS (0 or 1=disabled) (default=do not change BIOS state)");
2502module_param(noinit, int, 0);
2503MODULE_PARM_DESC(noinit, "Disables W/SG/SD-RAM and bus interface initialization (0 or 1=do not initialize) (default=0)");
2504module_param(memtype, int, 0);
2505MODULE_PARM_DESC(memtype, "Memory type for G200/G400 (see Documentation/fb/matroxfb.txt for explanation) (default=3 for G200, 0 for G400)");
2506module_param(mtrr, int, 0);
2507MODULE_PARM_DESC(mtrr, "This speeds up video memory accesses (0=disabled or 1) (default=1)");
2508module_param(sgram, int, 0);
2509MODULE_PARM_DESC(sgram, "Indicates that G100/G200/G400 has SGRAM memory (0=SDRAM, 1=SGRAM) (default=0)");
2510module_param(inv24, int, 0);
2511MODULE_PARM_DESC(inv24, "Inverts clock polarity for 24bpp and loop frequency > 100MHz (default=do not invert polarity)");
2512module_param(inverse, int, 0);
2513MODULE_PARM_DESC(inverse, "Inverse (0 or 1) (default=0)");
2514module_param(dev, int, 0);
2515MODULE_PARM_DESC(dev, "Multihead support, attach to device ID (0..N) (default=all working)");
2516module_param(vesa, int, 0);
2517MODULE_PARM_DESC(vesa, "Startup videomode (0x000-0x1FF) (default=0x101)");
2518module_param(xres, int, 0);
2519MODULE_PARM_DESC(xres, "Horizontal resolution (px), overrides xres from vesa (default=vesa)");
2520module_param(yres, int, 0);
2521MODULE_PARM_DESC(yres, "Vertical resolution (scans), overrides yres from vesa (default=vesa)");
2522module_param(upper, int, 0);
2523MODULE_PARM_DESC(upper, "Upper blank space (scans), overrides upper from vesa (default=vesa)");
2524module_param(lower, int, 0);
2525MODULE_PARM_DESC(lower, "Lower blank space (scans), overrides lower from vesa (default=vesa)");
2526module_param(vslen, int, 0);
2527MODULE_PARM_DESC(vslen, "Vertical sync length (scans), overrides lower from vesa (default=vesa)");
2528module_param(left, int, 0);
2529MODULE_PARM_DESC(left, "Left blank space (px), overrides left from vesa (default=vesa)");
2530module_param(right, int, 0);
2531MODULE_PARM_DESC(right, "Right blank space (px), overrides right from vesa (default=vesa)");
2532module_param(hslen, int, 0);
2533MODULE_PARM_DESC(hslen, "Horizontal sync length (px), overrides hslen from vesa (default=vesa)");
2534module_param(pixclock, int, 0);
2535MODULE_PARM_DESC(pixclock, "Pixelclock (ns), overrides pixclock from vesa (default=vesa)");
2536module_param(sync, int, 0);
2537MODULE_PARM_DESC(sync, "Sync polarity, overrides sync from vesa (default=vesa)");
2538module_param(depth, int, 0);
2539MODULE_PARM_DESC(depth, "Color depth (0=text,8,15,16,24,32) (default=vesa)");
2540module_param(maxclk, int, 0);
2541MODULE_PARM_DESC(maxclk, "Startup maximal clock, 0-999MHz, 1000-999999kHz, 1000000-INF Hz");
2542module_param(fh, int, 0);
2543MODULE_PARM_DESC(fh, "Startup horizontal frequency, 0-999kHz, 1000-INF Hz");
2544module_param(fv, int, 0);
2545MODULE_PARM_DESC(fv, "Startup vertical frequency, 0-INF Hz\n"
2546"You should specify \"fv:max_monitor_vsync,fh:max_monitor_hsync,maxclk:max_monitor_dotclock\"");
2547module_param(grayscale, int, 0);
2548MODULE_PARM_DESC(grayscale, "Sets display into grayscale. Works perfectly with paletized videomode (4, 8bpp), some limitations apply to 16, 24 and 32bpp videomodes (default=nograyscale)");
2549module_param(cross4MB, int, 0);
2550MODULE_PARM_DESC(cross4MB, "Specifies that 4MB boundary can be in middle of line. (default=autodetected)");
2551module_param(dfp, int, 0);
2552MODULE_PARM_DESC(dfp, "Specifies whether to use digital flat panel interface of G200/G400 (0 or 1) (default=0)");
2553module_param(dfp_type, int, 0);
2554MODULE_PARM_DESC(dfp_type, "Specifies DFP interface type (0 to 255) (default=read from hardware)");
2555module_param_string(outputs, outputs, sizeof(outputs), 0);
2556MODULE_PARM_DESC(outputs, "Specifies which CRTC is mapped to which output (string of up to three letters, consisting of 0 (disabled), 1 (CRTC1), 2 (CRTC2)) (default=111 for Gx50, 101 for G200/G400 with DFP, and 100 for all other devices)");
2557#ifdef CONFIG_PPC_PMAC
2558module_param_named(vmode, default_vmode, int, 0);
2559MODULE_PARM_DESC(vmode, "Specify the vmode mode number that should be used (640x480 default)");
2560module_param_named(cmode, default_cmode, int, 0);
2561MODULE_PARM_DESC(cmode, "Specify the video depth that should be used (8bit default)");
2562#endif
2563
2564int __init init_module(void){
2565
2566 DBG(__func__)
2567
2568 if (disabled)
2569 return -ENXIO;
2570
2571 if (depth == 0)
2572 depth = RSText;
2573 else if (depth == 4)
2574 depth = RS4bpp;
2575 else if (depth == 8)
2576 depth = RS8bpp;
2577 else if (depth == 15)
2578 depth = RS15bpp;
2579 else if (depth == 16)
2580 depth = RS16bpp;
2581 else if (depth == 24)
2582 depth = RS24bpp;
2583 else if (depth == 32)
2584 depth = RS32bpp;
2585 else if (depth != -1) {
2586 printk(KERN_ERR "matroxfb: depth %d is not supported, using default\n", depth);
2587 depth = -1;
2588 }
2589 matrox_init();
2590
2591 return 0;
2592}
2593#endif
2594
2595module_exit(matrox_done);
2596EXPORT_SYMBOL(matroxfb_register_driver);
2597EXPORT_SYMBOL(matroxfb_unregister_driver);
2598EXPORT_SYMBOL(matroxfb_wait_for_sync);
2599EXPORT_SYMBOL(matroxfb_enable_irq);
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
