1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#include <linux/clk.h>
27#include <linux/clk-provider.h>
28#include <linux/delay.h>
29#include <linux/i2c.h>
30#include <linux/slab.h>
31#include <linux/of_device.h>
32#include <linux/module.h>
33#include <linux/regmap.h>
34#include <sound/soc.h>
35#include <sound/initval.h>
36#include <sound/tlv.h>
37
38#define PW_MGMT1 0x00
39#define PW_MGMT2 0x01
40#define SG_SL1 0x02
41#define SG_SL2 0x03
42#define MD_CTL1 0x04
43#define MD_CTL2 0x05
44#define TIMER 0x06
45#define ALC_CTL1 0x07
46#define ALC_CTL2 0x08
47#define L_IVC 0x09
48#define L_DVC 0x0a
49#define ALC_CTL3 0x0b
50#define R_IVC 0x0c
51#define R_DVC 0x0d
52#define MD_CTL3 0x0e
53#define MD_CTL4 0x0f
54#define PW_MGMT3 0x10
55#define DF_S 0x11
56#define FIL3_0 0x12
57#define FIL3_1 0x13
58#define FIL3_2 0x14
59#define FIL3_3 0x15
60#define EQ_0 0x16
61#define EQ_1 0x17
62#define EQ_2 0x18
63#define EQ_3 0x19
64#define EQ_4 0x1a
65#define EQ_5 0x1b
66#define FIL1_0 0x1c
67#define FIL1_1 0x1d
68#define FIL1_2 0x1e
69#define FIL1_3 0x1f
70#define PW_MGMT4 0x20
71#define MD_CTL5 0x21
72#define LO_MS 0x22
73#define HP_MS 0x23
74#define SPK_MS 0x24
75#define EQ_FBEQAB 0x25
76#define EQ_FBEQCD 0x26
77#define EQ_FBEQE 0x27
78
79
80#define PMVCM (1 << 6)
81#define PMMIN (1 << 5)
82#define PMDAC (1 << 2)
83#define PMADL (1 << 0)
84
85
86#define HPMTN (1 << 6)
87#define PMHPL (1 << 5)
88#define PMHPR (1 << 4)
89#define MS (1 << 3)
90#define MCKO (1 << 1)
91#define PMPLL (1 << 0)
92
93#define PMHP_MASK (PMHPL | PMHPR)
94#define PMHP PMHP_MASK
95
96
97#define PMADR (1 << 0)
98
99
100#define MINS (1 << 6)
101#define DACL (1 << 4)
102#define PMMP (1 << 2)
103#define MGAIN0 (1 << 0)
104
105
106#define LOPS (1 << 6)
107
108
109#define ZTM(param) ((param & 0x3) << 4)
110#define WTM(param) (((param & 0x4) << 4) | ((param & 0x3) << 2))
111
112
113#define ALC (1 << 5)
114#define LMTH0 (1 << 0)
115
116
117#define PLL3 (1 << 7)
118#define PLL2 (1 << 6)
119#define PLL1 (1 << 5)
120#define PLL0 (1 << 4)
121#define PLL_MASK (PLL3 | PLL2 | PLL1 | PLL0)
122
123#define BCKO_MASK (1 << 3)
124#define BCKO_64 BCKO_MASK
125
126#define DIF_MASK (3 << 0)
127#define DSP (0 << 0)
128#define RIGHT_J (1 << 0)
129#define LEFT_J (2 << 0)
130#define I2S (3 << 0)
131
132
133#define FSs(val) (((val & 0x7) << 0) | ((val & 0x8) << 2))
134#define PSs(val) ((val & 0x3) << 6)
135
136
137#define BST1 (1 << 3)
138
139
140#define DACH (1 << 0)
141
142struct ak4642_drvdata {
143 const struct regmap_config *regmap_config;
144 int extended_frequencies;
145};
146
147struct ak4642_priv {
148 const struct ak4642_drvdata *drvdata;
149 struct clk *mcko;
150};
151
152
153
154
155
156
157
158
159
160static const DECLARE_TLV_DB_SCALE(out_tlv, -11550, 50, 1);
161
162static const struct snd_kcontrol_new ak4642_snd_controls[] = {
163
164 SOC_DOUBLE_R_TLV("Digital Playback Volume", L_DVC, R_DVC,
165 0, 0xFF, 1, out_tlv),
166 SOC_SINGLE("ALC Capture Switch", ALC_CTL1, 5, 1, 0),
167 SOC_SINGLE("ALC Capture ZC Switch", ALC_CTL1, 4, 1, 1),
168};
169
170static const struct snd_kcontrol_new ak4642_headphone_control =
171 SOC_DAPM_SINGLE("Switch", PW_MGMT2, 6, 1, 0);
172
173static const struct snd_kcontrol_new ak4642_lout_mixer_controls[] = {
174 SOC_DAPM_SINGLE("DACL", SG_SL1, 4, 1, 0),
175};
176
177
178static int ak4642_lout_event(struct snd_soc_dapm_widget *w,
179 struct snd_kcontrol *kcontrol, int event)
180{
181 struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);
182
183 switch (event) {
184 case SND_SOC_DAPM_PRE_PMD:
185 case SND_SOC_DAPM_PRE_PMU:
186
187 snd_soc_update_bits(codec, SG_SL2, LOPS, LOPS);
188 break;
189 case SND_SOC_DAPM_POST_PMU:
190 case SND_SOC_DAPM_POST_PMD:
191
192 mdelay(300);
193 snd_soc_update_bits(codec, SG_SL2, LOPS, 0);
194 break;
195 }
196
197 return 0;
198}
199
200static const struct snd_soc_dapm_widget ak4642_dapm_widgets[] = {
201
202
203 SND_SOC_DAPM_OUTPUT("HPOUTL"),
204 SND_SOC_DAPM_OUTPUT("HPOUTR"),
205 SND_SOC_DAPM_OUTPUT("LINEOUT"),
206
207 SND_SOC_DAPM_PGA("HPL Out", PW_MGMT2, 5, 0, NULL, 0),
208 SND_SOC_DAPM_PGA("HPR Out", PW_MGMT2, 4, 0, NULL, 0),
209 SND_SOC_DAPM_SWITCH("Headphone Enable", SND_SOC_NOPM, 0, 0,
210 &ak4642_headphone_control),
211
212 SND_SOC_DAPM_PGA("DACH", MD_CTL4, 0, 0, NULL, 0),
213
214 SND_SOC_DAPM_MIXER_E("LINEOUT Mixer", PW_MGMT1, 3, 0,
215 &ak4642_lout_mixer_controls[0],
216 ARRAY_SIZE(ak4642_lout_mixer_controls),
217 ak4642_lout_event,
218 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
219 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
220
221
222 SND_SOC_DAPM_DAC("DAC", NULL, PW_MGMT1, 2, 0),
223};
224
225static const struct snd_soc_dapm_route ak4642_intercon[] = {
226
227
228 {"HPOUTL", NULL, "HPL Out"},
229 {"HPOUTR", NULL, "HPR Out"},
230 {"LINEOUT", NULL, "LINEOUT Mixer"},
231
232 {"HPL Out", NULL, "Headphone Enable"},
233 {"HPR Out", NULL, "Headphone Enable"},
234
235 {"Headphone Enable", "Switch", "DACH"},
236
237 {"DACH", NULL, "DAC"},
238
239 {"LINEOUT Mixer", "DACL", "DAC"},
240
241 { "DAC", NULL, "Playback" },
242};
243
244
245
246
247static const struct reg_default ak4643_reg[] = {
248 { 0, 0x00 }, { 1, 0x00 }, { 2, 0x01 }, { 3, 0x00 },
249 { 4, 0x02 }, { 5, 0x00 }, { 6, 0x00 }, { 7, 0x00 },
250 { 8, 0xe1 }, { 9, 0xe1 }, { 10, 0x18 }, { 11, 0x00 },
251 { 12, 0xe1 }, { 13, 0x18 }, { 14, 0x11 }, { 15, 0x08 },
252 { 16, 0x00 }, { 17, 0x00 }, { 18, 0x00 }, { 19, 0x00 },
253 { 20, 0x00 }, { 21, 0x00 }, { 22, 0x00 }, { 23, 0x00 },
254 { 24, 0x00 }, { 25, 0x00 }, { 26, 0x00 }, { 27, 0x00 },
255 { 28, 0x00 }, { 29, 0x00 }, { 30, 0x00 }, { 31, 0x00 },
256 { 32, 0x00 }, { 33, 0x00 }, { 34, 0x00 }, { 35, 0x00 },
257 { 36, 0x00 },
258};
259
260
261
262
263
264
265#define ak4642_reg ak4643_reg
266#define NUM_AK4642_REG_DEFAULTS (FIL1_3 + 1)
267
268static const struct reg_default ak4648_reg[] = {
269 { 0, 0x00 }, { 1, 0x00 }, { 2, 0x01 }, { 3, 0x00 },
270 { 4, 0x02 }, { 5, 0x00 }, { 6, 0x00 }, { 7, 0x00 },
271 { 8, 0xe1 }, { 9, 0xe1 }, { 10, 0x18 }, { 11, 0x00 },
272 { 12, 0xe1 }, { 13, 0x18 }, { 14, 0x11 }, { 15, 0xb8 },
273 { 16, 0x00 }, { 17, 0x00 }, { 18, 0x00 }, { 19, 0x00 },
274 { 20, 0x00 }, { 21, 0x00 }, { 22, 0x00 }, { 23, 0x00 },
275 { 24, 0x00 }, { 25, 0x00 }, { 26, 0x00 }, { 27, 0x00 },
276 { 28, 0x00 }, { 29, 0x00 }, { 30, 0x00 }, { 31, 0x00 },
277 { 32, 0x00 }, { 33, 0x00 }, { 34, 0x00 }, { 35, 0x00 },
278 { 36, 0x00 }, { 37, 0x88 }, { 38, 0x88 }, { 39, 0x08 },
279};
280
281static int ak4642_dai_startup(struct snd_pcm_substream *substream,
282 struct snd_soc_dai *dai)
283{
284 int is_play = substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
285 struct snd_soc_codec *codec = dai->codec;
286
287 if (is_play) {
288
289
290
291
292
293
294
295
296
297
298 snd_soc_write(codec, L_IVC, 0x91);
299 snd_soc_write(codec, R_IVC, 0x91);
300 } else {
301
302
303
304
305
306
307
308
309
310
311
312
313
314 snd_soc_update_bits(codec, SG_SL1, PMMP | MGAIN0, PMMP | MGAIN0);
315 snd_soc_write(codec, TIMER, ZTM(0x3) | WTM(0x3));
316 snd_soc_write(codec, ALC_CTL1, ALC | LMTH0);
317 snd_soc_update_bits(codec, PW_MGMT1, PMADL, PMADL);
318 snd_soc_update_bits(codec, PW_MGMT3, PMADR, PMADR);
319 }
320
321 return 0;
322}
323
324static void ak4642_dai_shutdown(struct snd_pcm_substream *substream,
325 struct snd_soc_dai *dai)
326{
327 int is_play = substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
328 struct snd_soc_codec *codec = dai->codec;
329
330 if (is_play) {
331 } else {
332
333 snd_soc_update_bits(codec, PW_MGMT1, PMADL, 0);
334 snd_soc_update_bits(codec, PW_MGMT3, PMADR, 0);
335 snd_soc_update_bits(codec, ALC_CTL1, ALC, 0);
336 }
337}
338
339static int ak4642_dai_set_sysclk(struct snd_soc_dai *codec_dai,
340 int clk_id, unsigned int freq, int dir)
341{
342 struct snd_soc_codec *codec = codec_dai->codec;
343 struct ak4642_priv *priv = snd_soc_codec_get_drvdata(codec);
344 u8 pll;
345 int extended_freq = 0;
346
347 switch (freq) {
348 case 11289600:
349 pll = PLL2;
350 break;
351 case 12288000:
352 pll = PLL2 | PLL0;
353 break;
354 case 12000000:
355 pll = PLL2 | PLL1;
356 break;
357 case 24000000:
358 pll = PLL2 | PLL1 | PLL0;
359 break;
360 case 13500000:
361 pll = PLL3 | PLL2;
362 break;
363 case 27000000:
364 pll = PLL3 | PLL2 | PLL0;
365 break;
366 case 19200000:
367 pll = PLL3;
368 extended_freq = 1;
369 break;
370 case 13000000:
371 pll = PLL3 | PLL2 | PLL1;
372 extended_freq = 1;
373 break;
374 case 26000000:
375 pll = PLL3 | PLL2 | PLL1 | PLL0;
376 extended_freq = 1;
377 break;
378 default:
379 return -EINVAL;
380 }
381
382 if (extended_freq && !priv->drvdata->extended_frequencies)
383 return -EINVAL;
384
385 snd_soc_update_bits(codec, MD_CTL1, PLL_MASK, pll);
386
387 return 0;
388}
389
390static int ak4642_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
391{
392 struct snd_soc_codec *codec = dai->codec;
393 u8 data;
394 u8 bcko;
395
396 data = MCKO | PMPLL;
397 bcko = 0;
398
399
400 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
401 case SND_SOC_DAIFMT_CBM_CFM:
402 data |= MS;
403 bcko = BCKO_64;
404 break;
405 case SND_SOC_DAIFMT_CBS_CFS:
406 break;
407 default:
408 return -EINVAL;
409 }
410 snd_soc_update_bits(codec, PW_MGMT2, MS | MCKO | PMPLL, data);
411 snd_soc_update_bits(codec, MD_CTL1, BCKO_MASK, bcko);
412
413
414 data = 0;
415 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
416 case SND_SOC_DAIFMT_LEFT_J:
417 data = LEFT_J;
418 break;
419 case SND_SOC_DAIFMT_I2S:
420 data = I2S;
421 break;
422
423
424
425 default:
426 return -EINVAL;
427 }
428 snd_soc_update_bits(codec, MD_CTL1, DIF_MASK, data);
429
430 return 0;
431}
432
433static int ak4642_set_mcko(struct snd_soc_codec *codec,
434 u32 frequency)
435{
436 u32 fs_list[] = {
437 [0] = 8000,
438 [1] = 12000,
439 [2] = 16000,
440 [3] = 24000,
441 [4] = 7350,
442 [5] = 11025,
443 [6] = 14700,
444 [7] = 22050,
445 [10] = 32000,
446 [11] = 48000,
447 [14] = 29400,
448 [15] = 44100,
449 };
450 u32 ps_list[] = {
451 [0] = 256,
452 [1] = 128,
453 [2] = 64,
454 [3] = 32
455 };
456 int ps, fs;
457
458 for (ps = 0; ps < ARRAY_SIZE(ps_list); ps++) {
459 for (fs = 0; fs < ARRAY_SIZE(fs_list); fs++) {
460 if (frequency == ps_list[ps] * fs_list[fs]) {
461 snd_soc_write(codec, MD_CTL2,
462 PSs(ps) | FSs(fs));
463 return 0;
464 }
465 }
466 }
467
468 return 0;
469}
470
471static int ak4642_dai_hw_params(struct snd_pcm_substream *substream,
472 struct snd_pcm_hw_params *params,
473 struct snd_soc_dai *dai)
474{
475 struct snd_soc_codec *codec = dai->codec;
476 struct ak4642_priv *priv = snd_soc_codec_get_drvdata(codec);
477 u32 rate = clk_get_rate(priv->mcko);
478
479 if (!rate)
480 rate = params_rate(params) * 256;
481
482 return ak4642_set_mcko(codec, rate);
483}
484
485static int ak4642_set_bias_level(struct snd_soc_codec *codec,
486 enum snd_soc_bias_level level)
487{
488 switch (level) {
489 case SND_SOC_BIAS_OFF:
490 snd_soc_write(codec, PW_MGMT1, 0x00);
491 break;
492 default:
493 snd_soc_update_bits(codec, PW_MGMT1, PMVCM, PMVCM);
494 break;
495 }
496
497 return 0;
498}
499
500static const struct snd_soc_dai_ops ak4642_dai_ops = {
501 .startup = ak4642_dai_startup,
502 .shutdown = ak4642_dai_shutdown,
503 .set_sysclk = ak4642_dai_set_sysclk,
504 .set_fmt = ak4642_dai_set_fmt,
505 .hw_params = ak4642_dai_hw_params,
506};
507
508static struct snd_soc_dai_driver ak4642_dai = {
509 .name = "ak4642-hifi",
510 .playback = {
511 .stream_name = "Playback",
512 .channels_min = 2,
513 .channels_max = 2,
514 .rates = SNDRV_PCM_RATE_8000_48000,
515 .formats = SNDRV_PCM_FMTBIT_S16_LE },
516 .capture = {
517 .stream_name = "Capture",
518 .channels_min = 2,
519 .channels_max = 2,
520 .rates = SNDRV_PCM_RATE_8000_48000,
521 .formats = SNDRV_PCM_FMTBIT_S16_LE },
522 .ops = &ak4642_dai_ops,
523 .symmetric_rates = 1,
524};
525
526static int ak4642_resume(struct snd_soc_codec *codec)
527{
528 struct regmap *regmap = dev_get_regmap(codec->dev, NULL);
529
530 regcache_mark_dirty(regmap);
531 regcache_sync(regmap);
532 return 0;
533}
534
535static int ak4642_probe(struct snd_soc_codec *codec)
536{
537 struct ak4642_priv *priv = snd_soc_codec_get_drvdata(codec);
538
539 if (priv->mcko)
540 ak4642_set_mcko(codec, clk_get_rate(priv->mcko));
541
542 return 0;
543}
544
545static struct snd_soc_codec_driver soc_codec_dev_ak4642 = {
546 .probe = ak4642_probe,
547 .resume = ak4642_resume,
548 .set_bias_level = ak4642_set_bias_level,
549 .controls = ak4642_snd_controls,
550 .num_controls = ARRAY_SIZE(ak4642_snd_controls),
551 .dapm_widgets = ak4642_dapm_widgets,
552 .num_dapm_widgets = ARRAY_SIZE(ak4642_dapm_widgets),
553 .dapm_routes = ak4642_intercon,
554 .num_dapm_routes = ARRAY_SIZE(ak4642_intercon),
555};
556
557static const struct regmap_config ak4642_regmap = {
558 .reg_bits = 8,
559 .val_bits = 8,
560 .max_register = FIL1_3,
561 .reg_defaults = ak4642_reg,
562 .num_reg_defaults = NUM_AK4642_REG_DEFAULTS,
563};
564
565static const struct regmap_config ak4643_regmap = {
566 .reg_bits = 8,
567 .val_bits = 8,
568 .max_register = SPK_MS,
569 .reg_defaults = ak4643_reg,
570 .num_reg_defaults = ARRAY_SIZE(ak4643_reg),
571};
572
573static const struct regmap_config ak4648_regmap = {
574 .reg_bits = 8,
575 .val_bits = 8,
576 .max_register = EQ_FBEQE,
577 .reg_defaults = ak4648_reg,
578 .num_reg_defaults = ARRAY_SIZE(ak4648_reg),
579};
580
581static const struct ak4642_drvdata ak4642_drvdata = {
582 .regmap_config = &ak4642_regmap,
583};
584
585static const struct ak4642_drvdata ak4643_drvdata = {
586 .regmap_config = &ak4643_regmap,
587};
588
589static const struct ak4642_drvdata ak4648_drvdata = {
590 .regmap_config = &ak4648_regmap,
591 .extended_frequencies = 1,
592};
593
594#ifdef CONFIG_COMMON_CLK
595static struct clk *ak4642_of_parse_mcko(struct device *dev)
596{
597 struct device_node *np = dev->of_node;
598 struct clk *clk;
599 const char *clk_name = np->name;
600 const char *parent_clk_name = NULL;
601 u32 rate;
602
603 if (of_property_read_u32(np, "clock-frequency", &rate))
604 return NULL;
605
606 if (of_property_read_bool(np, "clocks"))
607 parent_clk_name = of_clk_get_parent_name(np, 0);
608
609 of_property_read_string(np, "clock-output-names", &clk_name);
610
611 clk = clk_register_fixed_rate(dev, clk_name, parent_clk_name,
612 (parent_clk_name) ? 0 : CLK_IS_ROOT,
613 rate);
614 if (!IS_ERR(clk))
615 of_clk_add_provider(np, of_clk_src_simple_get, clk);
616
617 return clk;
618}
619#else
620#define ak4642_of_parse_mcko(d) 0
621#endif
622
623static const struct of_device_id ak4642_of_match[];
624static int ak4642_i2c_probe(struct i2c_client *i2c,
625 const struct i2c_device_id *id)
626{
627 struct device *dev = &i2c->dev;
628 struct device_node *np = dev->of_node;
629 const struct ak4642_drvdata *drvdata = NULL;
630 struct regmap *regmap;
631 struct ak4642_priv *priv;
632 struct clk *mcko = NULL;
633
634 if (np) {
635 const struct of_device_id *of_id;
636
637 mcko = ak4642_of_parse_mcko(dev);
638 if (IS_ERR(mcko))
639 mcko = NULL;
640
641 of_id = of_match_device(ak4642_of_match, dev);
642 if (of_id)
643 drvdata = of_id->data;
644 } else {
645 drvdata = (const struct ak4642_drvdata *)id->driver_data;
646 }
647
648 if (!drvdata) {
649 dev_err(dev, "Unknown device type\n");
650 return -EINVAL;
651 }
652
653 priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
654 if (!priv)
655 return -ENOMEM;
656
657 priv->drvdata = drvdata;
658 priv->mcko = mcko;
659
660 i2c_set_clientdata(i2c, priv);
661
662 regmap = devm_regmap_init_i2c(i2c, drvdata->regmap_config);
663 if (IS_ERR(regmap))
664 return PTR_ERR(regmap);
665
666 return snd_soc_register_codec(dev,
667 &soc_codec_dev_ak4642, &ak4642_dai, 1);
668}
669
670static int ak4642_i2c_remove(struct i2c_client *client)
671{
672 snd_soc_unregister_codec(&client->dev);
673 return 0;
674}
675
676static const struct of_device_id ak4642_of_match[] = {
677 { .compatible = "asahi-kasei,ak4642", .data = &ak4642_drvdata},
678 { .compatible = "asahi-kasei,ak4643", .data = &ak4643_drvdata},
679 { .compatible = "asahi-kasei,ak4648", .data = &ak4648_drvdata},
680 {},
681};
682MODULE_DEVICE_TABLE(of, ak4642_of_match);
683
684static const struct i2c_device_id ak4642_i2c_id[] = {
685 { "ak4642", (kernel_ulong_t)&ak4642_drvdata },
686 { "ak4643", (kernel_ulong_t)&ak4643_drvdata },
687 { "ak4648", (kernel_ulong_t)&ak4648_drvdata },
688 { }
689};
690MODULE_DEVICE_TABLE(i2c, ak4642_i2c_id);
691
692static struct i2c_driver ak4642_i2c_driver = {
693 .driver = {
694 .name = "ak4642-codec",
695 .of_match_table = ak4642_of_match,
696 },
697 .probe = ak4642_i2c_probe,
698 .remove = ak4642_i2c_remove,
699 .id_table = ak4642_i2c_id,
700};
701
702module_i2c_driver(ak4642_i2c_driver);
703
704MODULE_DESCRIPTION("Soc AK4642 driver");
705MODULE_AUTHOR("Kuninori Morimoto <morimoto.kuninori@renesas.com>");
706MODULE_LICENSE("GPL");
707
