1
2
3
4
5
6
7
8
9
10
11
12
13#include <linux/module.h>
14#include <linux/delay.h>
15#include <linux/spi/spi.h>
16#include <linux/mutex.h>
17#include <linux/gpio.h>
18#include <linux/gpio/consumer.h>
19
20#include "../dss/omapdss.h"
21
22static struct omap_video_timings lb035q02_timings = {
23 .x_res = 320,
24 .y_res = 240,
25
26 .pixelclock = 6500000,
27
28 .hsw = 2,
29 .hfp = 20,
30 .hbp = 68,
31
32 .vsw = 2,
33 .vfp = 4,
34 .vbp = 18,
35
36 .vsync_level = OMAPDSS_SIG_ACTIVE_LOW,
37 .hsync_level = OMAPDSS_SIG_ACTIVE_LOW,
38 .data_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE,
39 .de_level = OMAPDSS_SIG_ACTIVE_HIGH,
40 .sync_pclk_edge = OMAPDSS_DRIVE_SIG_FALLING_EDGE,
41};
42
43struct panel_drv_data {
44 struct omap_dss_device dssdev;
45 struct omap_dss_device *in;
46
47 struct spi_device *spi;
48
49 int data_lines;
50
51 struct omap_video_timings videomode;
52
53 struct gpio_desc *enable_gpio;
54};
55
56#define to_panel_data(p) container_of(p, struct panel_drv_data, dssdev)
57
58static int lb035q02_write_reg(struct spi_device *spi, u8 reg, u16 val)
59{
60 struct spi_message msg;
61 struct spi_transfer index_xfer = {
62 .len = 3,
63 .cs_change = 1,
64 };
65 struct spi_transfer value_xfer = {
66 .len = 3,
67 };
68 u8 buffer[16];
69
70 spi_message_init(&msg);
71
72
73 buffer[0] = 0x70;
74 buffer[1] = 0x00;
75 buffer[2] = reg & 0x7f;
76 index_xfer.tx_buf = buffer;
77 spi_message_add_tail(&index_xfer, &msg);
78
79
80 buffer[4] = 0x72;
81 buffer[5] = val >> 8;
82 buffer[6] = val;
83 value_xfer.tx_buf = buffer + 4;
84 spi_message_add_tail(&value_xfer, &msg);
85
86 return spi_sync(spi, &msg);
87}
88
89static void init_lb035q02_panel(struct spi_device *spi)
90{
91
92 lb035q02_write_reg(spi, 0x01, 0x6300);
93 lb035q02_write_reg(spi, 0x02, 0x0200);
94 lb035q02_write_reg(spi, 0x03, 0x0177);
95 lb035q02_write_reg(spi, 0x04, 0x04c7);
96 lb035q02_write_reg(spi, 0x05, 0xffc0);
97 lb035q02_write_reg(spi, 0x06, 0xe806);
98 lb035q02_write_reg(spi, 0x0a, 0x4008);
99 lb035q02_write_reg(spi, 0x0b, 0x0000);
100 lb035q02_write_reg(spi, 0x0d, 0x0030);
101 lb035q02_write_reg(spi, 0x0e, 0x2800);
102 lb035q02_write_reg(spi, 0x0f, 0x0000);
103 lb035q02_write_reg(spi, 0x16, 0x9f80);
104 lb035q02_write_reg(spi, 0x17, 0x0a0f);
105 lb035q02_write_reg(spi, 0x1e, 0x00c1);
106 lb035q02_write_reg(spi, 0x30, 0x0300);
107 lb035q02_write_reg(spi, 0x31, 0x0007);
108 lb035q02_write_reg(spi, 0x32, 0x0000);
109 lb035q02_write_reg(spi, 0x33, 0x0000);
110 lb035q02_write_reg(spi, 0x34, 0x0707);
111 lb035q02_write_reg(spi, 0x35, 0x0004);
112 lb035q02_write_reg(spi, 0x36, 0x0302);
113 lb035q02_write_reg(spi, 0x37, 0x0202);
114 lb035q02_write_reg(spi, 0x3a, 0x0a0d);
115 lb035q02_write_reg(spi, 0x3b, 0x0806);
116}
117
118static int lb035q02_connect(struct omap_dss_device *dssdev)
119{
120 struct panel_drv_data *ddata = to_panel_data(dssdev);
121 struct omap_dss_device *in = ddata->in;
122 int r;
123
124 if (omapdss_device_is_connected(dssdev))
125 return 0;
126
127 r = in->ops.dpi->connect(in, dssdev);
128 if (r)
129 return r;
130
131 init_lb035q02_panel(ddata->spi);
132
133 return 0;
134}
135
136static void lb035q02_disconnect(struct omap_dss_device *dssdev)
137{
138 struct panel_drv_data *ddata = to_panel_data(dssdev);
139 struct omap_dss_device *in = ddata->in;
140
141 if (!omapdss_device_is_connected(dssdev))
142 return;
143
144 in->ops.dpi->disconnect(in, dssdev);
145}
146
147static int lb035q02_enable(struct omap_dss_device *dssdev)
148{
149 struct panel_drv_data *ddata = to_panel_data(dssdev);
150 struct omap_dss_device *in = ddata->in;
151 int r;
152
153 if (!omapdss_device_is_connected(dssdev))
154 return -ENODEV;
155
156 if (omapdss_device_is_enabled(dssdev))
157 return 0;
158
159 if (ddata->data_lines)
160 in->ops.dpi->set_data_lines(in, ddata->data_lines);
161 in->ops.dpi->set_timings(in, &ddata->videomode);
162
163 r = in->ops.dpi->enable(in);
164 if (r)
165 return r;
166
167 if (ddata->enable_gpio)
168 gpiod_set_value_cansleep(ddata->enable_gpio, 1);
169
170 dssdev->state = OMAP_DSS_DISPLAY_ACTIVE;
171
172 return 0;
173}
174
175static void lb035q02_disable(struct omap_dss_device *dssdev)
176{
177 struct panel_drv_data *ddata = to_panel_data(dssdev);
178 struct omap_dss_device *in = ddata->in;
179
180 if (!omapdss_device_is_enabled(dssdev))
181 return;
182
183 if (ddata->enable_gpio)
184 gpiod_set_value_cansleep(ddata->enable_gpio, 0);
185
186 in->ops.dpi->disable(in);
187
188 dssdev->state = OMAP_DSS_DISPLAY_DISABLED;
189}
190
191static void lb035q02_set_timings(struct omap_dss_device *dssdev,
192 struct omap_video_timings *timings)
193{
194 struct panel_drv_data *ddata = to_panel_data(dssdev);
195 struct omap_dss_device *in = ddata->in;
196
197 ddata->videomode = *timings;
198 dssdev->panel.timings = *timings;
199
200 in->ops.dpi->set_timings(in, timings);
201}
202
203static void lb035q02_get_timings(struct omap_dss_device *dssdev,
204 struct omap_video_timings *timings)
205{
206 struct panel_drv_data *ddata = to_panel_data(dssdev);
207
208 *timings = ddata->videomode;
209}
210
211static int lb035q02_check_timings(struct omap_dss_device *dssdev,
212 struct omap_video_timings *timings)
213{
214 struct panel_drv_data *ddata = to_panel_data(dssdev);
215 struct omap_dss_device *in = ddata->in;
216
217 return in->ops.dpi->check_timings(in, timings);
218}
219
220static struct omap_dss_driver lb035q02_ops = {
221 .connect = lb035q02_connect,
222 .disconnect = lb035q02_disconnect,
223
224 .enable = lb035q02_enable,
225 .disable = lb035q02_disable,
226
227 .set_timings = lb035q02_set_timings,
228 .get_timings = lb035q02_get_timings,
229 .check_timings = lb035q02_check_timings,
230
231 .get_resolution = omapdss_default_get_resolution,
232};
233
234static int lb035q02_probe_of(struct spi_device *spi)
235{
236 struct device_node *node = spi->dev.of_node;
237 struct panel_drv_data *ddata = dev_get_drvdata(&spi->dev);
238 struct omap_dss_device *in;
239 struct gpio_desc *gpio;
240
241 gpio = devm_gpiod_get(&spi->dev, "enable", GPIOD_OUT_LOW);
242 if (IS_ERR(gpio)) {
243 dev_err(&spi->dev, "failed to parse enable gpio\n");
244 return PTR_ERR(gpio);
245 }
246
247 ddata->enable_gpio = gpio;
248
249 in = omapdss_of_find_source_for_first_ep(node);
250 if (IS_ERR(in)) {
251 dev_err(&spi->dev, "failed to find video source\n");
252 return PTR_ERR(in);
253 }
254
255 ddata->in = in;
256
257 return 0;
258}
259
260static int lb035q02_panel_spi_probe(struct spi_device *spi)
261{
262 struct panel_drv_data *ddata;
263 struct omap_dss_device *dssdev;
264 int r;
265
266 ddata = devm_kzalloc(&spi->dev, sizeof(*ddata), GFP_KERNEL);
267 if (ddata == NULL)
268 return -ENOMEM;
269
270 dev_set_drvdata(&spi->dev, ddata);
271
272 ddata->spi = spi;
273
274 if (!spi->dev.of_node)
275 return -ENODEV;
276
277 r = lb035q02_probe_of(spi);
278 if (r)
279 return r;
280
281 ddata->videomode = lb035q02_timings;
282
283 dssdev = &ddata->dssdev;
284 dssdev->dev = &spi->dev;
285 dssdev->driver = &lb035q02_ops;
286 dssdev->type = OMAP_DISPLAY_TYPE_DPI;
287 dssdev->owner = THIS_MODULE;
288 dssdev->panel.timings = ddata->videomode;
289 dssdev->phy.dpi.data_lines = ddata->data_lines;
290
291 r = omapdss_register_display(dssdev);
292 if (r) {
293 dev_err(&spi->dev, "Failed to register panel\n");
294 goto err_reg;
295 }
296
297 return 0;
298
299err_reg:
300 omap_dss_put_device(ddata->in);
301 return r;
302}
303
304static int lb035q02_panel_spi_remove(struct spi_device *spi)
305{
306 struct panel_drv_data *ddata = dev_get_drvdata(&spi->dev);
307 struct omap_dss_device *dssdev = &ddata->dssdev;
308 struct omap_dss_device *in = ddata->in;
309
310 omapdss_unregister_display(dssdev);
311
312 lb035q02_disable(dssdev);
313 lb035q02_disconnect(dssdev);
314
315 omap_dss_put_device(in);
316
317 return 0;
318}
319
320static const struct of_device_id lb035q02_of_match[] = {
321 { .compatible = "omapdss,lgphilips,lb035q02", },
322 {},
323};
324
325MODULE_DEVICE_TABLE(of, lb035q02_of_match);
326
327static struct spi_driver lb035q02_spi_driver = {
328 .probe = lb035q02_panel_spi_probe,
329 .remove = lb035q02_panel_spi_remove,
330 .driver = {
331 .name = "panel_lgphilips_lb035q02",
332 .of_match_table = lb035q02_of_match,
333 .suppress_bind_attrs = true,
334 },
335};
336
337module_spi_driver(lb035q02_spi_driver);
338
339MODULE_ALIAS("spi:lgphilips,lb035q02");
340MODULE_AUTHOR("Tomi Valkeinen <tomi.valkeinen@ti.com>");
341MODULE_DESCRIPTION("LG.Philips LB035Q02 LCD Panel driver");
342MODULE_LICENSE("GPL");
343
