1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#include "i40e.h"
30#include "i40e_diag.h"
31
32struct i40e_stats {
33 char stat_string[ETH_GSTRING_LEN];
34 int sizeof_stat;
35 int stat_offset;
36};
37
38#define I40E_STAT(_type, _name, _stat) { \
39 .stat_string = _name, \
40 .sizeof_stat = FIELD_SIZEOF(_type, _stat), \
41 .stat_offset = offsetof(_type, _stat) \
42}
43
44#define I40E_NETDEV_STAT(_net_stat) \
45 I40E_STAT(struct rtnl_link_stats64, #_net_stat, _net_stat)
46#define I40E_PF_STAT(_name, _stat) \
47 I40E_STAT(struct i40e_pf, _name, _stat)
48#define I40E_VSI_STAT(_name, _stat) \
49 I40E_STAT(struct i40e_vsi, _name, _stat)
50#define I40E_VEB_STAT(_name, _stat) \
51 I40E_STAT(struct i40e_veb, _name, _stat)
52
53static const struct i40e_stats i40e_gstrings_net_stats[] = {
54 I40E_NETDEV_STAT(rx_packets),
55 I40E_NETDEV_STAT(tx_packets),
56 I40E_NETDEV_STAT(rx_bytes),
57 I40E_NETDEV_STAT(tx_bytes),
58 I40E_NETDEV_STAT(rx_errors),
59 I40E_NETDEV_STAT(tx_errors),
60 I40E_NETDEV_STAT(rx_dropped),
61 I40E_NETDEV_STAT(tx_dropped),
62 I40E_NETDEV_STAT(collisions),
63 I40E_NETDEV_STAT(rx_length_errors),
64 I40E_NETDEV_STAT(rx_crc_errors),
65};
66
67static const struct i40e_stats i40e_gstrings_veb_stats[] = {
68 I40E_VEB_STAT("rx_bytes", stats.rx_bytes),
69 I40E_VEB_STAT("tx_bytes", stats.tx_bytes),
70 I40E_VEB_STAT("rx_unicast", stats.rx_unicast),
71 I40E_VEB_STAT("tx_unicast", stats.tx_unicast),
72 I40E_VEB_STAT("rx_multicast", stats.rx_multicast),
73 I40E_VEB_STAT("tx_multicast", stats.tx_multicast),
74 I40E_VEB_STAT("rx_broadcast", stats.rx_broadcast),
75 I40E_VEB_STAT("tx_broadcast", stats.tx_broadcast),
76 I40E_VEB_STAT("rx_discards", stats.rx_discards),
77 I40E_VEB_STAT("tx_discards", stats.tx_discards),
78 I40E_VEB_STAT("tx_errors", stats.tx_errors),
79 I40E_VEB_STAT("rx_unknown_protocol", stats.rx_unknown_protocol),
80};
81
82static const struct i40e_stats i40e_gstrings_misc_stats[] = {
83 I40E_VSI_STAT("rx_unicast", eth_stats.rx_unicast),
84 I40E_VSI_STAT("tx_unicast", eth_stats.tx_unicast),
85 I40E_VSI_STAT("rx_multicast", eth_stats.rx_multicast),
86 I40E_VSI_STAT("tx_multicast", eth_stats.tx_multicast),
87 I40E_VSI_STAT("rx_broadcast", eth_stats.rx_broadcast),
88 I40E_VSI_STAT("tx_broadcast", eth_stats.tx_broadcast),
89 I40E_VSI_STAT("rx_unknown_protocol", eth_stats.rx_unknown_protocol),
90 I40E_VSI_STAT("tx_linearize", tx_linearize),
91 I40E_VSI_STAT("tx_force_wb", tx_force_wb),
92 I40E_VSI_STAT("tx_lost_interrupt", tx_lost_interrupt),
93 I40E_VSI_STAT("rx_alloc_fail", rx_buf_failed),
94 I40E_VSI_STAT("rx_pg_alloc_fail", rx_page_failed),
95};
96
97
98
99
100
101
102
103
104
105
106
107static struct i40e_stats i40e_gstrings_stats[] = {
108 I40E_PF_STAT("rx_bytes", stats.eth.rx_bytes),
109 I40E_PF_STAT("tx_bytes", stats.eth.tx_bytes),
110 I40E_PF_STAT("rx_unicast", stats.eth.rx_unicast),
111 I40E_PF_STAT("tx_unicast", stats.eth.tx_unicast),
112 I40E_PF_STAT("rx_multicast", stats.eth.rx_multicast),
113 I40E_PF_STAT("tx_multicast", stats.eth.tx_multicast),
114 I40E_PF_STAT("rx_broadcast", stats.eth.rx_broadcast),
115 I40E_PF_STAT("tx_broadcast", stats.eth.tx_broadcast),
116 I40E_PF_STAT("tx_errors", stats.eth.tx_errors),
117 I40E_PF_STAT("rx_dropped", stats.eth.rx_discards),
118 I40E_PF_STAT("tx_dropped_link_down", stats.tx_dropped_link_down),
119 I40E_PF_STAT("rx_crc_errors", stats.crc_errors),
120 I40E_PF_STAT("illegal_bytes", stats.illegal_bytes),
121 I40E_PF_STAT("mac_local_faults", stats.mac_local_faults),
122 I40E_PF_STAT("mac_remote_faults", stats.mac_remote_faults),
123 I40E_PF_STAT("tx_timeout", tx_timeout_count),
124 I40E_PF_STAT("rx_csum_bad", hw_csum_rx_error),
125 I40E_PF_STAT("rx_length_errors", stats.rx_length_errors),
126 I40E_PF_STAT("link_xon_rx", stats.link_xon_rx),
127 I40E_PF_STAT("link_xoff_rx", stats.link_xoff_rx),
128 I40E_PF_STAT("link_xon_tx", stats.link_xon_tx),
129 I40E_PF_STAT("link_xoff_tx", stats.link_xoff_tx),
130 I40E_PF_STAT("rx_size_64", stats.rx_size_64),
131 I40E_PF_STAT("rx_size_127", stats.rx_size_127),
132 I40E_PF_STAT("rx_size_255", stats.rx_size_255),
133 I40E_PF_STAT("rx_size_511", stats.rx_size_511),
134 I40E_PF_STAT("rx_size_1023", stats.rx_size_1023),
135 I40E_PF_STAT("rx_size_1522", stats.rx_size_1522),
136 I40E_PF_STAT("rx_size_big", stats.rx_size_big),
137 I40E_PF_STAT("tx_size_64", stats.tx_size_64),
138 I40E_PF_STAT("tx_size_127", stats.tx_size_127),
139 I40E_PF_STAT("tx_size_255", stats.tx_size_255),
140 I40E_PF_STAT("tx_size_511", stats.tx_size_511),
141 I40E_PF_STAT("tx_size_1023", stats.tx_size_1023),
142 I40E_PF_STAT("tx_size_1522", stats.tx_size_1522),
143 I40E_PF_STAT("tx_size_big", stats.tx_size_big),
144 I40E_PF_STAT("rx_undersize", stats.rx_undersize),
145 I40E_PF_STAT("rx_fragments", stats.rx_fragments),
146 I40E_PF_STAT("rx_oversize", stats.rx_oversize),
147 I40E_PF_STAT("rx_jabber", stats.rx_jabber),
148 I40E_PF_STAT("VF_admin_queue_requests", vf_aq_requests),
149 I40E_PF_STAT("arq_overflows", arq_overflows),
150 I40E_PF_STAT("rx_hwtstamp_cleared", rx_hwtstamp_cleared),
151 I40E_PF_STAT("fdir_flush_cnt", fd_flush_cnt),
152 I40E_PF_STAT("fdir_atr_match", stats.fd_atr_match),
153 I40E_PF_STAT("fdir_atr_tunnel_match", stats.fd_atr_tunnel_match),
154 I40E_PF_STAT("fdir_atr_status", stats.fd_atr_status),
155 I40E_PF_STAT("fdir_sb_match", stats.fd_sb_match),
156 I40E_PF_STAT("fdir_sb_status", stats.fd_sb_status),
157
158
159 I40E_PF_STAT("tx_lpi_status", stats.tx_lpi_status),
160 I40E_PF_STAT("rx_lpi_status", stats.rx_lpi_status),
161 I40E_PF_STAT("tx_lpi_count", stats.tx_lpi_count),
162 I40E_PF_STAT("rx_lpi_count", stats.rx_lpi_count),
163};
164
165#ifdef I40E_FCOE
166static const struct i40e_stats i40e_gstrings_fcoe_stats[] = {
167 I40E_VSI_STAT("fcoe_bad_fccrc", fcoe_stats.fcoe_bad_fccrc),
168 I40E_VSI_STAT("rx_fcoe_dropped", fcoe_stats.rx_fcoe_dropped),
169 I40E_VSI_STAT("rx_fcoe_packets", fcoe_stats.rx_fcoe_packets),
170 I40E_VSI_STAT("rx_fcoe_dwords", fcoe_stats.rx_fcoe_dwords),
171 I40E_VSI_STAT("fcoe_ddp_count", fcoe_stats.fcoe_ddp_count),
172 I40E_VSI_STAT("fcoe_last_error", fcoe_stats.fcoe_last_error),
173 I40E_VSI_STAT("tx_fcoe_packets", fcoe_stats.tx_fcoe_packets),
174 I40E_VSI_STAT("tx_fcoe_dwords", fcoe_stats.tx_fcoe_dwords),
175};
176
177#endif
178#define I40E_QUEUE_STATS_LEN(n) \
179 (((struct i40e_netdev_priv *)netdev_priv((n)))->vsi->num_queue_pairs \
180 * 2 \
181 * (sizeof(struct i40e_queue_stats) / sizeof(u64)))
182#define I40E_GLOBAL_STATS_LEN ARRAY_SIZE(i40e_gstrings_stats)
183#define I40E_NETDEV_STATS_LEN ARRAY_SIZE(i40e_gstrings_net_stats)
184#define I40E_MISC_STATS_LEN ARRAY_SIZE(i40e_gstrings_misc_stats)
185#ifdef I40E_FCOE
186#define I40E_FCOE_STATS_LEN ARRAY_SIZE(i40e_gstrings_fcoe_stats)
187#define I40E_VSI_STATS_LEN(n) (I40E_NETDEV_STATS_LEN + \
188 I40E_FCOE_STATS_LEN + \
189 I40E_MISC_STATS_LEN + \
190 I40E_QUEUE_STATS_LEN((n)))
191#else
192#define I40E_VSI_STATS_LEN(n) (I40E_NETDEV_STATS_LEN + \
193 I40E_MISC_STATS_LEN + \
194 I40E_QUEUE_STATS_LEN((n)))
195#endif
196#define I40E_PFC_STATS_LEN ( \
197 (FIELD_SIZEOF(struct i40e_pf, stats.priority_xoff_rx) + \
198 FIELD_SIZEOF(struct i40e_pf, stats.priority_xon_rx) + \
199 FIELD_SIZEOF(struct i40e_pf, stats.priority_xoff_tx) + \
200 FIELD_SIZEOF(struct i40e_pf, stats.priority_xon_tx) + \
201 FIELD_SIZEOF(struct i40e_pf, stats.priority_xon_2_xoff)) \
202 / sizeof(u64))
203#define I40E_VEB_TC_STATS_LEN ( \
204 (FIELD_SIZEOF(struct i40e_veb, tc_stats.tc_rx_packets) + \
205 FIELD_SIZEOF(struct i40e_veb, tc_stats.tc_rx_bytes) + \
206 FIELD_SIZEOF(struct i40e_veb, tc_stats.tc_tx_packets) + \
207 FIELD_SIZEOF(struct i40e_veb, tc_stats.tc_tx_bytes)) \
208 / sizeof(u64))
209#define I40E_VEB_STATS_LEN ARRAY_SIZE(i40e_gstrings_veb_stats)
210#define I40E_VEB_STATS_TOTAL (I40E_VEB_STATS_LEN + I40E_VEB_TC_STATS_LEN)
211#define I40E_PF_STATS_LEN(n) (I40E_GLOBAL_STATS_LEN + \
212 I40E_PFC_STATS_LEN + \
213 I40E_VSI_STATS_LEN((n)))
214
215enum i40e_ethtool_test_id {
216 I40E_ETH_TEST_REG = 0,
217 I40E_ETH_TEST_EEPROM,
218 I40E_ETH_TEST_INTR,
219 I40E_ETH_TEST_LOOPBACK,
220 I40E_ETH_TEST_LINK,
221};
222
223static const char i40e_gstrings_test[][ETH_GSTRING_LEN] = {
224 "Register test (offline)",
225 "Eeprom test (offline)",
226 "Interrupt test (offline)",
227 "Loopback test (offline)",
228 "Link test (on/offline)"
229};
230
231#define I40E_TEST_LEN (sizeof(i40e_gstrings_test) / ETH_GSTRING_LEN)
232
233static const char i40e_priv_flags_strings_gl[][ETH_GSTRING_LEN] = {
234 "MFP",
235 "LinkPolling",
236 "flow-director-atr",
237 "veb-stats",
238 "hw-atr-eviction",
239 "vf-true-promisc-support",
240};
241
242#define I40E_PRIV_FLAGS_GL_STR_LEN ARRAY_SIZE(i40e_priv_flags_strings_gl)
243
244static const char i40e_priv_flags_strings[][ETH_GSTRING_LEN] = {
245 "NPAR",
246 "LinkPolling",
247 "flow-director-atr",
248 "veb-stats",
249 "hw-atr-eviction",
250};
251
252#define I40E_PRIV_FLAGS_STR_LEN ARRAY_SIZE(i40e_priv_flags_strings)
253
254
255
256
257
258static void i40e_partition_setting_complaint(struct i40e_pf *pf)
259{
260 dev_info(&pf->pdev->dev,
261 "The link settings are allowed to be changed only from the first partition of a given port. Please switch to the first partition in order to change the setting.\n");
262}
263
264
265
266
267
268
269
270
271static void i40e_phy_type_to_ethtool(struct i40e_pf *pf, u32 *supported,
272 u32 *advertising)
273{
274 enum i40e_aq_capabilities_phy_type phy_types = pf->hw.phy.phy_types;
275 struct i40e_link_status *hw_link_info = &pf->hw.phy.link_info;
276 *supported = 0x0;
277 *advertising = 0x0;
278
279 if (phy_types & I40E_CAP_PHY_TYPE_SGMII) {
280 *supported |= SUPPORTED_Autoneg |
281 SUPPORTED_1000baseT_Full;
282 *advertising |= ADVERTISED_Autoneg;
283 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_1GB)
284 *advertising |= ADVERTISED_1000baseT_Full;
285 if (pf->flags & I40E_FLAG_100M_SGMII_CAPABLE) {
286 *supported |= SUPPORTED_100baseT_Full;
287 *advertising |= ADVERTISED_100baseT_Full;
288 }
289 }
290 if (phy_types & I40E_CAP_PHY_TYPE_XAUI ||
291 phy_types & I40E_CAP_PHY_TYPE_XFI ||
292 phy_types & I40E_CAP_PHY_TYPE_SFI ||
293 phy_types & I40E_CAP_PHY_TYPE_10GBASE_SFPP_CU ||
294 phy_types & I40E_CAP_PHY_TYPE_10GBASE_AOC)
295 *supported |= SUPPORTED_10000baseT_Full;
296 if (phy_types & I40E_CAP_PHY_TYPE_10GBASE_CR1_CU ||
297 phy_types & I40E_CAP_PHY_TYPE_10GBASE_CR1 ||
298 phy_types & I40E_CAP_PHY_TYPE_10GBASE_T ||
299 phy_types & I40E_CAP_PHY_TYPE_10GBASE_SR ||
300 phy_types & I40E_CAP_PHY_TYPE_10GBASE_LR) {
301 *supported |= SUPPORTED_Autoneg |
302 SUPPORTED_10000baseT_Full;
303 *advertising |= ADVERTISED_Autoneg;
304 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_10GB)
305 *advertising |= ADVERTISED_10000baseT_Full;
306 }
307 if (phy_types & I40E_CAP_PHY_TYPE_XLAUI ||
308 phy_types & I40E_CAP_PHY_TYPE_XLPPI ||
309 phy_types & I40E_CAP_PHY_TYPE_40GBASE_AOC)
310 *supported |= SUPPORTED_40000baseCR4_Full;
311 if (phy_types & I40E_CAP_PHY_TYPE_40GBASE_CR4_CU ||
312 phy_types & I40E_CAP_PHY_TYPE_40GBASE_CR4) {
313 *supported |= SUPPORTED_Autoneg |
314 SUPPORTED_40000baseCR4_Full;
315 *advertising |= ADVERTISED_Autoneg;
316 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_40GB)
317 *advertising |= ADVERTISED_40000baseCR4_Full;
318 }
319 if (phy_types & I40E_CAP_PHY_TYPE_100BASE_TX) {
320 *supported |= SUPPORTED_Autoneg |
321 SUPPORTED_100baseT_Full;
322 *advertising |= ADVERTISED_Autoneg;
323 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_100MB)
324 *advertising |= ADVERTISED_100baseT_Full;
325 }
326 if (phy_types & I40E_CAP_PHY_TYPE_1000BASE_T ||
327 phy_types & I40E_CAP_PHY_TYPE_1000BASE_SX ||
328 phy_types & I40E_CAP_PHY_TYPE_1000BASE_LX ||
329 phy_types & I40E_CAP_PHY_TYPE_1000BASE_T_OPTICAL) {
330 *supported |= SUPPORTED_Autoneg |
331 SUPPORTED_1000baseT_Full;
332 *advertising |= ADVERTISED_Autoneg;
333 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_1GB)
334 *advertising |= ADVERTISED_1000baseT_Full;
335 }
336 if (phy_types & I40E_CAP_PHY_TYPE_40GBASE_SR4)
337 *supported |= SUPPORTED_40000baseSR4_Full;
338 if (phy_types & I40E_CAP_PHY_TYPE_40GBASE_LR4)
339 *supported |= SUPPORTED_40000baseLR4_Full;
340 if (phy_types & I40E_CAP_PHY_TYPE_40GBASE_KR4) {
341 *supported |= SUPPORTED_40000baseKR4_Full |
342 SUPPORTED_Autoneg;
343 *advertising |= ADVERTISED_40000baseKR4_Full |
344 ADVERTISED_Autoneg;
345 }
346 if (phy_types & I40E_CAP_PHY_TYPE_20GBASE_KR2) {
347 *supported |= SUPPORTED_20000baseKR2_Full |
348 SUPPORTED_Autoneg;
349 *advertising |= ADVERTISED_Autoneg;
350 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_20GB)
351 *advertising |= ADVERTISED_20000baseKR2_Full;
352 }
353 if (phy_types & I40E_CAP_PHY_TYPE_10GBASE_KR) {
354 *supported |= SUPPORTED_10000baseKR_Full |
355 SUPPORTED_Autoneg;
356 *advertising |= ADVERTISED_Autoneg;
357 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_10GB)
358 *advertising |= ADVERTISED_10000baseKR_Full;
359 }
360 if (phy_types & I40E_CAP_PHY_TYPE_10GBASE_KX4) {
361 *supported |= SUPPORTED_10000baseKX4_Full |
362 SUPPORTED_Autoneg;
363 *advertising |= ADVERTISED_Autoneg;
364 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_10GB)
365 *advertising |= ADVERTISED_10000baseKX4_Full;
366 }
367 if (phy_types & I40E_CAP_PHY_TYPE_1000BASE_KX) {
368 *supported |= SUPPORTED_1000baseKX_Full |
369 SUPPORTED_Autoneg;
370 *advertising |= ADVERTISED_Autoneg;
371 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_1GB)
372 *advertising |= ADVERTISED_1000baseKX_Full;
373 }
374}
375
376
377
378
379
380
381
382
383static void i40e_get_settings_link_up(struct i40e_hw *hw,
384 struct ethtool_cmd *ecmd,
385 struct net_device *netdev,
386 struct i40e_pf *pf)
387{
388 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
389 u32 link_speed = hw_link_info->link_speed;
390 u32 e_advertising = 0x0;
391 u32 e_supported = 0x0;
392
393
394 switch (hw_link_info->phy_type) {
395 case I40E_PHY_TYPE_40GBASE_CR4:
396 case I40E_PHY_TYPE_40GBASE_CR4_CU:
397 ecmd->supported = SUPPORTED_Autoneg |
398 SUPPORTED_40000baseCR4_Full;
399 ecmd->advertising = ADVERTISED_Autoneg |
400 ADVERTISED_40000baseCR4_Full;
401 break;
402 case I40E_PHY_TYPE_XLAUI:
403 case I40E_PHY_TYPE_XLPPI:
404 case I40E_PHY_TYPE_40GBASE_AOC:
405 ecmd->supported = SUPPORTED_40000baseCR4_Full;
406 break;
407 case I40E_PHY_TYPE_40GBASE_SR4:
408 ecmd->supported = SUPPORTED_40000baseSR4_Full;
409 break;
410 case I40E_PHY_TYPE_40GBASE_LR4:
411 ecmd->supported = SUPPORTED_40000baseLR4_Full;
412 break;
413 case I40E_PHY_TYPE_10GBASE_SR:
414 case I40E_PHY_TYPE_10GBASE_LR:
415 case I40E_PHY_TYPE_1000BASE_SX:
416 case I40E_PHY_TYPE_1000BASE_LX:
417 ecmd->supported = SUPPORTED_10000baseT_Full;
418 if (hw_link_info->module_type[2] &
419 I40E_MODULE_TYPE_1000BASE_SX ||
420 hw_link_info->module_type[2] &
421 I40E_MODULE_TYPE_1000BASE_LX) {
422 ecmd->supported |= SUPPORTED_1000baseT_Full;
423 if (hw_link_info->requested_speeds &
424 I40E_LINK_SPEED_1GB)
425 ecmd->advertising |= ADVERTISED_1000baseT_Full;
426 }
427 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_10GB)
428 ecmd->advertising |= ADVERTISED_10000baseT_Full;
429 break;
430 case I40E_PHY_TYPE_10GBASE_T:
431 case I40E_PHY_TYPE_1000BASE_T:
432 case I40E_PHY_TYPE_100BASE_TX:
433 ecmd->supported = SUPPORTED_Autoneg |
434 SUPPORTED_10000baseT_Full |
435 SUPPORTED_1000baseT_Full |
436 SUPPORTED_100baseT_Full;
437 ecmd->advertising = ADVERTISED_Autoneg;
438 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_10GB)
439 ecmd->advertising |= ADVERTISED_10000baseT_Full;
440 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_1GB)
441 ecmd->advertising |= ADVERTISED_1000baseT_Full;
442 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_100MB)
443 ecmd->advertising |= ADVERTISED_100baseT_Full;
444 break;
445 case I40E_PHY_TYPE_1000BASE_T_OPTICAL:
446 ecmd->supported = SUPPORTED_Autoneg |
447 SUPPORTED_1000baseT_Full;
448 ecmd->advertising = ADVERTISED_Autoneg |
449 ADVERTISED_1000baseT_Full;
450 break;
451 case I40E_PHY_TYPE_10GBASE_CR1_CU:
452 case I40E_PHY_TYPE_10GBASE_CR1:
453 ecmd->supported = SUPPORTED_Autoneg |
454 SUPPORTED_10000baseT_Full;
455 ecmd->advertising = ADVERTISED_Autoneg |
456 ADVERTISED_10000baseT_Full;
457 break;
458 case I40E_PHY_TYPE_XAUI:
459 case I40E_PHY_TYPE_XFI:
460 case I40E_PHY_TYPE_SFI:
461 case I40E_PHY_TYPE_10GBASE_SFPP_CU:
462 case I40E_PHY_TYPE_10GBASE_AOC:
463 ecmd->supported = SUPPORTED_10000baseT_Full;
464 ecmd->advertising = SUPPORTED_10000baseT_Full;
465 break;
466 case I40E_PHY_TYPE_SGMII:
467 ecmd->supported = SUPPORTED_Autoneg |
468 SUPPORTED_1000baseT_Full;
469 if (hw_link_info->requested_speeds & I40E_LINK_SPEED_1GB)
470 ecmd->advertising |= ADVERTISED_1000baseT_Full;
471 if (pf->flags & I40E_FLAG_100M_SGMII_CAPABLE) {
472 ecmd->supported |= SUPPORTED_100baseT_Full;
473 if (hw_link_info->requested_speeds &
474 I40E_LINK_SPEED_100MB)
475 ecmd->advertising |= ADVERTISED_100baseT_Full;
476 }
477 break;
478 case I40E_PHY_TYPE_40GBASE_KR4:
479 case I40E_PHY_TYPE_20GBASE_KR2:
480 case I40E_PHY_TYPE_10GBASE_KR:
481 case I40E_PHY_TYPE_10GBASE_KX4:
482 case I40E_PHY_TYPE_1000BASE_KX:
483 ecmd->supported |= SUPPORTED_40000baseKR4_Full |
484 SUPPORTED_20000baseKR2_Full |
485 SUPPORTED_10000baseKR_Full |
486 SUPPORTED_10000baseKX4_Full |
487 SUPPORTED_1000baseKX_Full |
488 SUPPORTED_Autoneg;
489 ecmd->advertising |= ADVERTISED_40000baseKR4_Full |
490 ADVERTISED_20000baseKR2_Full |
491 ADVERTISED_10000baseKR_Full |
492 ADVERTISED_10000baseKX4_Full |
493 ADVERTISED_1000baseKX_Full |
494 ADVERTISED_Autoneg;
495 break;
496 default:
497
498 netdev_info(netdev, "WARNING: Link is up but PHY type 0x%x is not recognized.\n",
499 hw_link_info->phy_type);
500 }
501
502
503
504
505
506 i40e_phy_type_to_ethtool(pf, &e_supported,
507 &e_advertising);
508
509 ecmd->supported = ecmd->supported & e_supported;
510 ecmd->advertising = ecmd->advertising & e_advertising;
511
512
513 switch (link_speed) {
514 case I40E_LINK_SPEED_40GB:
515 ethtool_cmd_speed_set(ecmd, SPEED_40000);
516 break;
517 case I40E_LINK_SPEED_20GB:
518 ethtool_cmd_speed_set(ecmd, SPEED_20000);
519 break;
520 case I40E_LINK_SPEED_10GB:
521 ethtool_cmd_speed_set(ecmd, SPEED_10000);
522 break;
523 case I40E_LINK_SPEED_1GB:
524 ethtool_cmd_speed_set(ecmd, SPEED_1000);
525 break;
526 case I40E_LINK_SPEED_100MB:
527 ethtool_cmd_speed_set(ecmd, SPEED_100);
528 break;
529 default:
530 break;
531 }
532 ecmd->duplex = DUPLEX_FULL;
533}
534
535
536
537
538
539
540
541
542static void i40e_get_settings_link_down(struct i40e_hw *hw,
543 struct ethtool_cmd *ecmd,
544 struct i40e_pf *pf)
545{
546
547
548
549 i40e_phy_type_to_ethtool(pf, &ecmd->supported,
550 &ecmd->advertising);
551
552
553 ethtool_cmd_speed_set(ecmd, SPEED_UNKNOWN);
554 ecmd->duplex = DUPLEX_UNKNOWN;
555}
556
557
558
559
560
561
562
563
564static int i40e_get_settings(struct net_device *netdev,
565 struct ethtool_cmd *ecmd)
566{
567 struct i40e_netdev_priv *np = netdev_priv(netdev);
568 struct i40e_pf *pf = np->vsi->back;
569 struct i40e_hw *hw = &pf->hw;
570 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
571 bool link_up = hw_link_info->link_info & I40E_AQ_LINK_UP;
572
573 if (link_up)
574 i40e_get_settings_link_up(hw, ecmd, netdev, pf);
575 else
576 i40e_get_settings_link_down(hw, ecmd, pf);
577
578
579
580 ecmd->autoneg = ((hw_link_info->an_info & I40E_AQ_AN_COMPLETED) ?
581 AUTONEG_ENABLE : AUTONEG_DISABLE);
582
583 switch (hw->phy.media_type) {
584 case I40E_MEDIA_TYPE_BACKPLANE:
585 ecmd->supported |= SUPPORTED_Autoneg |
586 SUPPORTED_Backplane;
587 ecmd->advertising |= ADVERTISED_Autoneg |
588 ADVERTISED_Backplane;
589 ecmd->port = PORT_NONE;
590 break;
591 case I40E_MEDIA_TYPE_BASET:
592 ecmd->supported |= SUPPORTED_TP;
593 ecmd->advertising |= ADVERTISED_TP;
594 ecmd->port = PORT_TP;
595 break;
596 case I40E_MEDIA_TYPE_DA:
597 case I40E_MEDIA_TYPE_CX4:
598 ecmd->supported |= SUPPORTED_FIBRE;
599 ecmd->advertising |= ADVERTISED_FIBRE;
600 ecmd->port = PORT_DA;
601 break;
602 case I40E_MEDIA_TYPE_FIBER:
603 ecmd->supported |= SUPPORTED_FIBRE;
604 ecmd->port = PORT_FIBRE;
605 break;
606 case I40E_MEDIA_TYPE_UNKNOWN:
607 default:
608 ecmd->port = PORT_OTHER;
609 break;
610 }
611
612
613 ecmd->transceiver = XCVR_EXTERNAL;
614
615
616 ecmd->supported |= SUPPORTED_Pause;
617
618 switch (hw->fc.requested_mode) {
619 case I40E_FC_FULL:
620 ecmd->advertising |= ADVERTISED_Pause;
621 break;
622 case I40E_FC_TX_PAUSE:
623 ecmd->advertising |= ADVERTISED_Asym_Pause;
624 break;
625 case I40E_FC_RX_PAUSE:
626 ecmd->advertising |= (ADVERTISED_Pause |
627 ADVERTISED_Asym_Pause);
628 break;
629 default:
630 ecmd->advertising &= ~(ADVERTISED_Pause |
631 ADVERTISED_Asym_Pause);
632 break;
633 }
634
635 return 0;
636}
637
638
639
640
641
642
643
644
645static int i40e_set_settings(struct net_device *netdev,
646 struct ethtool_cmd *ecmd)
647{
648 struct i40e_netdev_priv *np = netdev_priv(netdev);
649 struct i40e_aq_get_phy_abilities_resp abilities;
650 struct i40e_aq_set_phy_config config;
651 struct i40e_pf *pf = np->vsi->back;
652 struct i40e_vsi *vsi = np->vsi;
653 struct i40e_hw *hw = &pf->hw;
654 struct ethtool_cmd safe_ecmd;
655 i40e_status status = 0;
656 bool change = false;
657 int err = 0;
658 u8 autoneg;
659 u32 advertise;
660
661
662
663
664 if (hw->partition_id != 1) {
665 i40e_partition_setting_complaint(pf);
666 return -EOPNOTSUPP;
667 }
668
669 if (vsi != pf->vsi[pf->lan_vsi])
670 return -EOPNOTSUPP;
671
672 if (hw->phy.media_type != I40E_MEDIA_TYPE_BASET &&
673 hw->phy.media_type != I40E_MEDIA_TYPE_FIBER &&
674 hw->phy.media_type != I40E_MEDIA_TYPE_BACKPLANE &&
675 hw->phy.media_type != I40E_MEDIA_TYPE_DA &&
676 hw->phy.link_info.link_info & I40E_AQ_LINK_UP)
677 return -EOPNOTSUPP;
678
679 if (hw->device_id == I40E_DEV_ID_KX_B ||
680 hw->device_id == I40E_DEV_ID_KX_C ||
681 hw->device_id == I40E_DEV_ID_20G_KR2 ||
682 hw->device_id == I40E_DEV_ID_20G_KR2_A) {
683 netdev_info(netdev, "Changing settings is not supported on backplane.\n");
684 return -EOPNOTSUPP;
685 }
686
687
688 memset(&safe_ecmd, 0, sizeof(struct ethtool_cmd));
689 i40e_get_settings(netdev, &safe_ecmd);
690
691
692 autoneg = ecmd->autoneg;
693 advertise = ecmd->advertising;
694
695
696 ecmd->autoneg = safe_ecmd.autoneg;
697 ecmd->advertising = safe_ecmd.advertising;
698
699 ecmd->cmd = safe_ecmd.cmd;
700
701
702
703 if (memcmp(ecmd, &safe_ecmd, sizeof(struct ethtool_cmd)))
704 return -EOPNOTSUPP;
705
706 while (test_bit(__I40E_CONFIG_BUSY, &vsi->state))
707 usleep_range(1000, 2000);
708
709
710 status = i40e_aq_get_phy_capabilities(hw, false, false, &abilities,
711 NULL);
712 if (status)
713 return -EAGAIN;
714
715
716
717
718 memset(&config, 0, sizeof(struct i40e_aq_set_phy_config));
719 config.abilities = abilities.abilities;
720
721
722 if (autoneg == AUTONEG_ENABLE) {
723
724 if (!(hw->phy.link_info.an_info & I40E_AQ_AN_COMPLETED)) {
725
726 if (!(safe_ecmd.supported & SUPPORTED_Autoneg)) {
727 netdev_info(netdev, "Autoneg not supported on this phy\n");
728 return -EINVAL;
729 }
730
731 config.abilities = abilities.abilities |
732 I40E_AQ_PHY_ENABLE_AN;
733 change = true;
734 }
735 } else {
736
737 if (hw->phy.link_info.an_info & I40E_AQ_AN_COMPLETED) {
738
739
740
741 if (safe_ecmd.supported & SUPPORTED_Autoneg &&
742 hw->phy.link_info.phy_type !=
743 I40E_PHY_TYPE_10GBASE_T) {
744 netdev_info(netdev, "Autoneg cannot be disabled on this phy\n");
745 return -EINVAL;
746 }
747
748 config.abilities = abilities.abilities &
749 ~I40E_AQ_PHY_ENABLE_AN;
750 change = true;
751 }
752 }
753
754 if (advertise & ~safe_ecmd.supported)
755 return -EINVAL;
756
757 if (advertise & ADVERTISED_100baseT_Full)
758 config.link_speed |= I40E_LINK_SPEED_100MB;
759 if (advertise & ADVERTISED_1000baseT_Full ||
760 advertise & ADVERTISED_1000baseKX_Full)
761 config.link_speed |= I40E_LINK_SPEED_1GB;
762 if (advertise & ADVERTISED_10000baseT_Full ||
763 advertise & ADVERTISED_10000baseKX4_Full ||
764 advertise & ADVERTISED_10000baseKR_Full)
765 config.link_speed |= I40E_LINK_SPEED_10GB;
766 if (advertise & ADVERTISED_20000baseKR2_Full)
767 config.link_speed |= I40E_LINK_SPEED_20GB;
768 if (advertise & ADVERTISED_40000baseKR4_Full ||
769 advertise & ADVERTISED_40000baseCR4_Full ||
770 advertise & ADVERTISED_40000baseSR4_Full ||
771 advertise & ADVERTISED_40000baseLR4_Full)
772 config.link_speed |= I40E_LINK_SPEED_40GB;
773
774
775
776
777
778 if (!config.link_speed)
779 config.link_speed = abilities.link_speed;
780
781 if (change || (abilities.link_speed != config.link_speed)) {
782
783 config.phy_type = abilities.phy_type;
784 config.eee_capability = abilities.eee_capability;
785 config.eeer = abilities.eeer_val;
786 config.low_power_ctrl = abilities.d3_lpan;
787
788
789 hw->phy.link_info.requested_speeds = config.link_speed;
790
791 config.abilities |= I40E_AQ_PHY_ENABLE_ATOMIC_LINK;
792
793 if (hw->phy.link_info.link_info & I40E_AQ_LINK_UP) {
794
795
796
797 i40e_print_link_message(vsi, false);
798 netif_carrier_off(netdev);
799 netif_tx_stop_all_queues(netdev);
800 }
801
802
803 status = i40e_aq_set_phy_config(hw, &config, NULL);
804 if (status) {
805 netdev_info(netdev, "Set phy config failed, err %s aq_err %s\n",
806 i40e_stat_str(hw, status),
807 i40e_aq_str(hw, hw->aq.asq_last_status));
808 return -EAGAIN;
809 }
810
811 status = i40e_update_link_info(hw);
812 if (status)
813 netdev_dbg(netdev, "Updating link info failed with err %s aq_err %s\n",
814 i40e_stat_str(hw, status),
815 i40e_aq_str(hw, hw->aq.asq_last_status));
816
817 } else {
818 netdev_info(netdev, "Nothing changed, exiting without setting anything.\n");
819 }
820
821 return err;
822}
823
824static int i40e_nway_reset(struct net_device *netdev)
825{
826
827 struct i40e_netdev_priv *np = netdev_priv(netdev);
828 struct i40e_pf *pf = np->vsi->back;
829 struct i40e_hw *hw = &pf->hw;
830 bool link_up = hw->phy.link_info.link_info & I40E_AQ_LINK_UP;
831 i40e_status ret = 0;
832
833 ret = i40e_aq_set_link_restart_an(hw, link_up, NULL);
834 if (ret) {
835 netdev_info(netdev, "link restart failed, err %s aq_err %s\n",
836 i40e_stat_str(hw, ret),
837 i40e_aq_str(hw, hw->aq.asq_last_status));
838 return -EIO;
839 }
840
841 return 0;
842}
843
844
845
846
847
848static void i40e_get_pauseparam(struct net_device *netdev,
849 struct ethtool_pauseparam *pause)
850{
851 struct i40e_netdev_priv *np = netdev_priv(netdev);
852 struct i40e_pf *pf = np->vsi->back;
853 struct i40e_hw *hw = &pf->hw;
854 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
855 struct i40e_dcbx_config *dcbx_cfg = &hw->local_dcbx_config;
856
857 pause->autoneg =
858 ((hw_link_info->an_info & I40E_AQ_AN_COMPLETED) ?
859 AUTONEG_ENABLE : AUTONEG_DISABLE);
860
861
862 if (dcbx_cfg->pfc.pfcenable) {
863 pause->rx_pause = 0;
864 pause->tx_pause = 0;
865 return;
866 }
867
868 if (hw->fc.current_mode == I40E_FC_RX_PAUSE) {
869 pause->rx_pause = 1;
870 } else if (hw->fc.current_mode == I40E_FC_TX_PAUSE) {
871 pause->tx_pause = 1;
872 } else if (hw->fc.current_mode == I40E_FC_FULL) {
873 pause->rx_pause = 1;
874 pause->tx_pause = 1;
875 }
876}
877
878
879
880
881
882
883static int i40e_set_pauseparam(struct net_device *netdev,
884 struct ethtool_pauseparam *pause)
885{
886 struct i40e_netdev_priv *np = netdev_priv(netdev);
887 struct i40e_pf *pf = np->vsi->back;
888 struct i40e_vsi *vsi = np->vsi;
889 struct i40e_hw *hw = &pf->hw;
890 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
891 struct i40e_dcbx_config *dcbx_cfg = &hw->local_dcbx_config;
892 bool link_up = hw_link_info->link_info & I40E_AQ_LINK_UP;
893 i40e_status status;
894 u8 aq_failures;
895 int err = 0;
896
897
898
899
900 if (hw->partition_id != 1) {
901 i40e_partition_setting_complaint(pf);
902 return -EOPNOTSUPP;
903 }
904
905 if (vsi != pf->vsi[pf->lan_vsi])
906 return -EOPNOTSUPP;
907
908 if (pause->autoneg != ((hw_link_info->an_info & I40E_AQ_AN_COMPLETED) ?
909 AUTONEG_ENABLE : AUTONEG_DISABLE)) {
910 netdev_info(netdev, "To change autoneg please use: ethtool -s <dev> autoneg <on|off>\n");
911 return -EOPNOTSUPP;
912 }
913
914
915 if (!test_bit(__I40E_DOWN, &pf->state) &&
916 !(hw_link_info->an_info & I40E_AQ_AN_COMPLETED)) {
917
918 netdev_info(netdev, "Autoneg did not complete so changing settings may not result in an actual change.\n");
919 }
920
921 if (dcbx_cfg->pfc.pfcenable) {
922 netdev_info(netdev,
923 "Priority flow control enabled. Cannot set link flow control.\n");
924 return -EOPNOTSUPP;
925 }
926
927 if (pause->rx_pause && pause->tx_pause)
928 hw->fc.requested_mode = I40E_FC_FULL;
929 else if (pause->rx_pause && !pause->tx_pause)
930 hw->fc.requested_mode = I40E_FC_RX_PAUSE;
931 else if (!pause->rx_pause && pause->tx_pause)
932 hw->fc.requested_mode = I40E_FC_TX_PAUSE;
933 else if (!pause->rx_pause && !pause->tx_pause)
934 hw->fc.requested_mode = I40E_FC_NONE;
935 else
936 return -EINVAL;
937
938
939
940
941 i40e_print_link_message(vsi, false);
942 netif_carrier_off(netdev);
943 netif_tx_stop_all_queues(netdev);
944
945
946 status = i40e_set_fc(hw, &aq_failures, link_up);
947
948 if (aq_failures & I40E_SET_FC_AQ_FAIL_GET) {
949 netdev_info(netdev, "Set fc failed on the get_phy_capabilities call with err %s aq_err %s\n",
950 i40e_stat_str(hw, status),
951 i40e_aq_str(hw, hw->aq.asq_last_status));
952 err = -EAGAIN;
953 }
954 if (aq_failures & I40E_SET_FC_AQ_FAIL_SET) {
955 netdev_info(netdev, "Set fc failed on the set_phy_config call with err %s aq_err %s\n",
956 i40e_stat_str(hw, status),
957 i40e_aq_str(hw, hw->aq.asq_last_status));
958 err = -EAGAIN;
959 }
960 if (aq_failures & I40E_SET_FC_AQ_FAIL_UPDATE) {
961 netdev_info(netdev, "Set fc failed on the get_link_info call with err %s aq_err %s\n",
962 i40e_stat_str(hw, status),
963 i40e_aq_str(hw, hw->aq.asq_last_status));
964 err = -EAGAIN;
965 }
966
967 if (!test_bit(__I40E_DOWN, &pf->state)) {
968
969 msleep(75);
970 if (!test_bit(__I40E_DOWN, &pf->state))
971 return i40e_nway_reset(netdev);
972 }
973
974 return err;
975}
976
977static u32 i40e_get_msglevel(struct net_device *netdev)
978{
979 struct i40e_netdev_priv *np = netdev_priv(netdev);
980 struct i40e_pf *pf = np->vsi->back;
981
982 return pf->msg_enable;
983}
984
985static void i40e_set_msglevel(struct net_device *netdev, u32 data)
986{
987 struct i40e_netdev_priv *np = netdev_priv(netdev);
988 struct i40e_pf *pf = np->vsi->back;
989
990 if (I40E_DEBUG_USER & data)
991 pf->hw.debug_mask = data;
992 pf->msg_enable = data;
993}
994
995static int i40e_get_regs_len(struct net_device *netdev)
996{
997 int reg_count = 0;
998 int i;
999
1000 for (i = 0; i40e_reg_list[i].offset != 0; i++)
1001 reg_count += i40e_reg_list[i].elements;
1002
1003 return reg_count * sizeof(u32);
1004}
1005
1006static void i40e_get_regs(struct net_device *netdev, struct ethtool_regs *regs,
1007 void *p)
1008{
1009 struct i40e_netdev_priv *np = netdev_priv(netdev);
1010 struct i40e_pf *pf = np->vsi->back;
1011 struct i40e_hw *hw = &pf->hw;
1012 u32 *reg_buf = p;
1013 int i, j, ri;
1014 u32 reg;
1015
1016
1017
1018
1019
1020
1021
1022
1023 regs->version = 1;
1024
1025
1026 ri = 0;
1027 for (i = 0; i40e_reg_list[i].offset != 0; i++) {
1028 for (j = 0; j < i40e_reg_list[i].elements; j++) {
1029 reg = i40e_reg_list[i].offset
1030 + (j * i40e_reg_list[i].stride);
1031 reg_buf[ri++] = rd32(hw, reg);
1032 }
1033 }
1034
1035}
1036
1037static int i40e_get_eeprom(struct net_device *netdev,
1038 struct ethtool_eeprom *eeprom, u8 *bytes)
1039{
1040 struct i40e_netdev_priv *np = netdev_priv(netdev);
1041 struct i40e_hw *hw = &np->vsi->back->hw;
1042 struct i40e_pf *pf = np->vsi->back;
1043 int ret_val = 0, len, offset;
1044 u8 *eeprom_buff;
1045 u16 i, sectors;
1046 bool last;
1047 u32 magic;
1048
1049#define I40E_NVM_SECTOR_SIZE 4096
1050 if (eeprom->len == 0)
1051 return -EINVAL;
1052
1053
1054 magic = hw->vendor_id | (hw->device_id << 16);
1055 if (eeprom->magic && eeprom->magic != magic) {
1056 struct i40e_nvm_access *cmd = (struct i40e_nvm_access *)eeprom;
1057 int errno = 0;
1058
1059
1060 if ((eeprom->magic >> 16) != hw->device_id)
1061 errno = -EINVAL;
1062 else if (test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) ||
1063 test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state))
1064 errno = -EBUSY;
1065 else
1066 ret_val = i40e_nvmupd_command(hw, cmd, bytes, &errno);
1067
1068 if ((errno || ret_val) && (hw->debug_mask & I40E_DEBUG_NVM))
1069 dev_info(&pf->pdev->dev,
1070 "NVMUpdate read failed err=%d status=0x%x errno=%d module=%d offset=0x%x size=%d\n",
1071 ret_val, hw->aq.asq_last_status, errno,
1072 (u8)(cmd->config & I40E_NVM_MOD_PNT_MASK),
1073 cmd->offset, cmd->data_size);
1074
1075 return errno;
1076 }
1077
1078
1079 eeprom->magic = hw->vendor_id | (hw->device_id << 16);
1080
1081 eeprom_buff = kzalloc(eeprom->len, GFP_KERNEL);
1082 if (!eeprom_buff)
1083 return -ENOMEM;
1084
1085 ret_val = i40e_acquire_nvm(hw, I40E_RESOURCE_READ);
1086 if (ret_val) {
1087 dev_info(&pf->pdev->dev,
1088 "Failed Acquiring NVM resource for read err=%d status=0x%x\n",
1089 ret_val, hw->aq.asq_last_status);
1090 goto free_buff;
1091 }
1092
1093 sectors = eeprom->len / I40E_NVM_SECTOR_SIZE;
1094 sectors += (eeprom->len % I40E_NVM_SECTOR_SIZE) ? 1 : 0;
1095 len = I40E_NVM_SECTOR_SIZE;
1096 last = false;
1097 for (i = 0; i < sectors; i++) {
1098 if (i == (sectors - 1)) {
1099 len = eeprom->len - (I40E_NVM_SECTOR_SIZE * i);
1100 last = true;
1101 }
1102 offset = eeprom->offset + (I40E_NVM_SECTOR_SIZE * i),
1103 ret_val = i40e_aq_read_nvm(hw, 0x0, offset, len,
1104 (u8 *)eeprom_buff + (I40E_NVM_SECTOR_SIZE * i),
1105 last, NULL);
1106 if (ret_val && hw->aq.asq_last_status == I40E_AQ_RC_EPERM) {
1107 dev_info(&pf->pdev->dev,
1108 "read NVM failed, invalid offset 0x%x\n",
1109 offset);
1110 break;
1111 } else if (ret_val &&
1112 hw->aq.asq_last_status == I40E_AQ_RC_EACCES) {
1113 dev_info(&pf->pdev->dev,
1114 "read NVM failed, access, offset 0x%x\n",
1115 offset);
1116 break;
1117 } else if (ret_val) {
1118 dev_info(&pf->pdev->dev,
1119 "read NVM failed offset %d err=%d status=0x%x\n",
1120 offset, ret_val, hw->aq.asq_last_status);
1121 break;
1122 }
1123 }
1124
1125 i40e_release_nvm(hw);
1126 memcpy(bytes, (u8 *)eeprom_buff, eeprom->len);
1127free_buff:
1128 kfree(eeprom_buff);
1129 return ret_val;
1130}
1131
1132static int i40e_get_eeprom_len(struct net_device *netdev)
1133{
1134 struct i40e_netdev_priv *np = netdev_priv(netdev);
1135 struct i40e_hw *hw = &np->vsi->back->hw;
1136 u32 val;
1137
1138 val = (rd32(hw, I40E_GLPCI_LBARCTRL)
1139 & I40E_GLPCI_LBARCTRL_FL_SIZE_MASK)
1140 >> I40E_GLPCI_LBARCTRL_FL_SIZE_SHIFT;
1141
1142 val = (64 * 1024) * BIT(val);
1143 return val;
1144}
1145
1146static int i40e_set_eeprom(struct net_device *netdev,
1147 struct ethtool_eeprom *eeprom, u8 *bytes)
1148{
1149 struct i40e_netdev_priv *np = netdev_priv(netdev);
1150 struct i40e_hw *hw = &np->vsi->back->hw;
1151 struct i40e_pf *pf = np->vsi->back;
1152 struct i40e_nvm_access *cmd = (struct i40e_nvm_access *)eeprom;
1153 int ret_val = 0;
1154 int errno = 0;
1155 u32 magic;
1156
1157
1158 magic = hw->vendor_id | (hw->device_id << 16);
1159 if (eeprom->magic == magic)
1160 errno = -EOPNOTSUPP;
1161
1162 else if (!eeprom->magic || (eeprom->magic >> 16) != hw->device_id)
1163 errno = -EINVAL;
1164 else if (test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) ||
1165 test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state))
1166 errno = -EBUSY;
1167 else
1168 ret_val = i40e_nvmupd_command(hw, cmd, bytes, &errno);
1169
1170 if ((errno || ret_val) && (hw->debug_mask & I40E_DEBUG_NVM))
1171 dev_info(&pf->pdev->dev,
1172 "NVMUpdate write failed err=%d status=0x%x errno=%d module=%d offset=0x%x size=%d\n",
1173 ret_val, hw->aq.asq_last_status, errno,
1174 (u8)(cmd->config & I40E_NVM_MOD_PNT_MASK),
1175 cmd->offset, cmd->data_size);
1176
1177 return errno;
1178}
1179
1180static void i40e_get_drvinfo(struct net_device *netdev,
1181 struct ethtool_drvinfo *drvinfo)
1182{
1183 struct i40e_netdev_priv *np = netdev_priv(netdev);
1184 struct i40e_vsi *vsi = np->vsi;
1185 struct i40e_pf *pf = vsi->back;
1186
1187 strlcpy(drvinfo->driver, i40e_driver_name, sizeof(drvinfo->driver));
1188 strlcpy(drvinfo->version, i40e_driver_version_str,
1189 sizeof(drvinfo->version));
1190 strlcpy(drvinfo->fw_version, i40e_nvm_version_str(&pf->hw),
1191 sizeof(drvinfo->fw_version));
1192 strlcpy(drvinfo->bus_info, pci_name(pf->pdev),
1193 sizeof(drvinfo->bus_info));
1194 if (pf->hw.pf_id == 0)
1195 drvinfo->n_priv_flags = I40E_PRIV_FLAGS_GL_STR_LEN;
1196 else
1197 drvinfo->n_priv_flags = I40E_PRIV_FLAGS_STR_LEN;
1198}
1199
1200static void i40e_get_ringparam(struct net_device *netdev,
1201 struct ethtool_ringparam *ring)
1202{
1203 struct i40e_netdev_priv *np = netdev_priv(netdev);
1204 struct i40e_pf *pf = np->vsi->back;
1205 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
1206
1207 ring->rx_max_pending = I40E_MAX_NUM_DESCRIPTORS;
1208 ring->tx_max_pending = I40E_MAX_NUM_DESCRIPTORS;
1209 ring->rx_mini_max_pending = 0;
1210 ring->rx_jumbo_max_pending = 0;
1211 ring->rx_pending = vsi->rx_rings[0]->count;
1212 ring->tx_pending = vsi->tx_rings[0]->count;
1213 ring->rx_mini_pending = 0;
1214 ring->rx_jumbo_pending = 0;
1215}
1216
1217static int i40e_set_ringparam(struct net_device *netdev,
1218 struct ethtool_ringparam *ring)
1219{
1220 struct i40e_ring *tx_rings = NULL, *rx_rings = NULL;
1221 struct i40e_netdev_priv *np = netdev_priv(netdev);
1222 struct i40e_vsi *vsi = np->vsi;
1223 struct i40e_pf *pf = vsi->back;
1224 u32 new_rx_count, new_tx_count;
1225 int i, err = 0;
1226
1227 if ((ring->rx_mini_pending) || (ring->rx_jumbo_pending))
1228 return -EINVAL;
1229
1230 if (ring->tx_pending > I40E_MAX_NUM_DESCRIPTORS ||
1231 ring->tx_pending < I40E_MIN_NUM_DESCRIPTORS ||
1232 ring->rx_pending > I40E_MAX_NUM_DESCRIPTORS ||
1233 ring->rx_pending < I40E_MIN_NUM_DESCRIPTORS) {
1234 netdev_info(netdev,
1235 "Descriptors requested (Tx: %d / Rx: %d) out of range [%d-%d]\n",
1236 ring->tx_pending, ring->rx_pending,
1237 I40E_MIN_NUM_DESCRIPTORS, I40E_MAX_NUM_DESCRIPTORS);
1238 return -EINVAL;
1239 }
1240
1241 new_tx_count = ALIGN(ring->tx_pending, I40E_REQ_DESCRIPTOR_MULTIPLE);
1242 new_rx_count = ALIGN(ring->rx_pending, I40E_REQ_DESCRIPTOR_MULTIPLE);
1243
1244
1245 if ((new_tx_count == vsi->tx_rings[0]->count) &&
1246 (new_rx_count == vsi->rx_rings[0]->count))
1247 return 0;
1248
1249 while (test_and_set_bit(__I40E_CONFIG_BUSY, &pf->state))
1250 usleep_range(1000, 2000);
1251
1252 if (!netif_running(vsi->netdev)) {
1253
1254 for (i = 0; i < vsi->num_queue_pairs; i++) {
1255 vsi->tx_rings[i]->count = new_tx_count;
1256 vsi->rx_rings[i]->count = new_rx_count;
1257 }
1258 goto done;
1259 }
1260
1261
1262
1263
1264
1265
1266
1267 if (new_tx_count != vsi->tx_rings[0]->count) {
1268 netdev_info(netdev,
1269 "Changing Tx descriptor count from %d to %d.\n",
1270 vsi->tx_rings[0]->count, new_tx_count);
1271 tx_rings = kcalloc(vsi->alloc_queue_pairs,
1272 sizeof(struct i40e_ring), GFP_KERNEL);
1273 if (!tx_rings) {
1274 err = -ENOMEM;
1275 goto done;
1276 }
1277
1278 for (i = 0; i < vsi->num_queue_pairs; i++) {
1279
1280 tx_rings[i] = *vsi->tx_rings[i];
1281 tx_rings[i].count = new_tx_count;
1282
1283
1284
1285 tx_rings[i].desc = NULL;
1286 tx_rings[i].rx_bi = NULL;
1287 err = i40e_setup_tx_descriptors(&tx_rings[i]);
1288 if (err) {
1289 while (i) {
1290 i--;
1291 i40e_free_tx_resources(&tx_rings[i]);
1292 }
1293 kfree(tx_rings);
1294 tx_rings = NULL;
1295
1296 goto done;
1297 }
1298 }
1299 }
1300
1301
1302 if (new_rx_count != vsi->rx_rings[0]->count) {
1303 netdev_info(netdev,
1304 "Changing Rx descriptor count from %d to %d\n",
1305 vsi->rx_rings[0]->count, new_rx_count);
1306 rx_rings = kcalloc(vsi->alloc_queue_pairs,
1307 sizeof(struct i40e_ring), GFP_KERNEL);
1308 if (!rx_rings) {
1309 err = -ENOMEM;
1310 goto free_tx;
1311 }
1312
1313 for (i = 0; i < vsi->num_queue_pairs; i++) {
1314
1315
1316
1317 u32 __iomem faketail = 0;
1318 struct i40e_ring *ring;
1319 u16 unused;
1320
1321
1322 rx_rings[i] = *vsi->rx_rings[i];
1323 rx_rings[i].count = new_rx_count;
1324
1325
1326
1327 rx_rings[i].desc = NULL;
1328 rx_rings[i].rx_bi = NULL;
1329 rx_rings[i].tail = (u8 __iomem *)&faketail;
1330 err = i40e_setup_rx_descriptors(&rx_rings[i]);
1331 if (err)
1332 goto rx_unwind;
1333
1334
1335
1336
1337 ring = &rx_rings[i];
1338 unused = I40E_DESC_UNUSED(ring);
1339 err = i40e_alloc_rx_buffers(ring, unused);
1340rx_unwind:
1341 if (err) {
1342 do {
1343 i40e_free_rx_resources(&rx_rings[i]);
1344 } while (i--);
1345 kfree(rx_rings);
1346 rx_rings = NULL;
1347
1348 goto free_tx;
1349 }
1350 }
1351 }
1352
1353
1354
1355
1356 i40e_down(vsi);
1357
1358 if (tx_rings) {
1359 for (i = 0; i < vsi->num_queue_pairs; i++) {
1360 i40e_free_tx_resources(vsi->tx_rings[i]);
1361 *vsi->tx_rings[i] = tx_rings[i];
1362 }
1363 kfree(tx_rings);
1364 tx_rings = NULL;
1365 }
1366
1367 if (rx_rings) {
1368 for (i = 0; i < vsi->num_queue_pairs; i++) {
1369 i40e_free_rx_resources(vsi->rx_rings[i]);
1370
1371 rx_rings[i].tail = vsi->rx_rings[i]->tail;
1372
1373
1374
1375
1376
1377 rx_rings[i].next_to_use = 0;
1378 rx_rings[i].next_to_clean = 0;
1379 rx_rings[i].next_to_alloc = 0;
1380
1381 *vsi->rx_rings[i] = rx_rings[i];
1382 }
1383 kfree(rx_rings);
1384 rx_rings = NULL;
1385 }
1386
1387 i40e_up(vsi);
1388
1389free_tx:
1390
1391 if (tx_rings) {
1392 for (i = 0; i < vsi->num_queue_pairs; i++)
1393 i40e_free_tx_resources(&tx_rings[i]);
1394 kfree(tx_rings);
1395 tx_rings = NULL;
1396 }
1397
1398done:
1399 clear_bit(__I40E_CONFIG_BUSY, &pf->state);
1400
1401 return err;
1402}
1403
1404static int i40e_get_sset_count(struct net_device *netdev, int sset)
1405{
1406 struct i40e_netdev_priv *np = netdev_priv(netdev);
1407 struct i40e_vsi *vsi = np->vsi;
1408 struct i40e_pf *pf = vsi->back;
1409
1410 switch (sset) {
1411 case ETH_SS_TEST:
1412 return I40E_TEST_LEN;
1413 case ETH_SS_STATS:
1414 if (vsi == pf->vsi[pf->lan_vsi] && pf->hw.partition_id == 1) {
1415 int len = I40E_PF_STATS_LEN(netdev);
1416
1417 if ((pf->lan_veb != I40E_NO_VEB) &&
1418 (pf->flags & I40E_FLAG_VEB_STATS_ENABLED))
1419 len += I40E_VEB_STATS_TOTAL;
1420 return len;
1421 } else {
1422 return I40E_VSI_STATS_LEN(netdev);
1423 }
1424 case ETH_SS_PRIV_FLAGS:
1425 if (pf->hw.pf_id == 0)
1426 return I40E_PRIV_FLAGS_GL_STR_LEN;
1427 else
1428 return I40E_PRIV_FLAGS_STR_LEN;
1429 default:
1430 return -EOPNOTSUPP;
1431 }
1432}
1433
1434static void i40e_get_ethtool_stats(struct net_device *netdev,
1435 struct ethtool_stats *stats, u64 *data)
1436{
1437 struct i40e_netdev_priv *np = netdev_priv(netdev);
1438 struct i40e_ring *tx_ring, *rx_ring;
1439 struct i40e_vsi *vsi = np->vsi;
1440 struct i40e_pf *pf = vsi->back;
1441 int i = 0;
1442 char *p;
1443 int j;
1444 struct rtnl_link_stats64 *net_stats = i40e_get_vsi_stats_struct(vsi);
1445 unsigned int start;
1446
1447 i40e_update_stats(vsi);
1448
1449 for (j = 0; j < I40E_NETDEV_STATS_LEN; j++) {
1450 p = (char *)net_stats + i40e_gstrings_net_stats[j].stat_offset;
1451 data[i++] = (i40e_gstrings_net_stats[j].sizeof_stat ==
1452 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
1453 }
1454 for (j = 0; j < I40E_MISC_STATS_LEN; j++) {
1455 p = (char *)vsi + i40e_gstrings_misc_stats[j].stat_offset;
1456 data[i++] = (i40e_gstrings_misc_stats[j].sizeof_stat ==
1457 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
1458 }
1459#ifdef I40E_FCOE
1460 for (j = 0; j < I40E_FCOE_STATS_LEN; j++) {
1461 p = (char *)vsi + i40e_gstrings_fcoe_stats[j].stat_offset;
1462 data[i++] = (i40e_gstrings_fcoe_stats[j].sizeof_stat ==
1463 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
1464 }
1465#endif
1466 rcu_read_lock();
1467 for (j = 0; j < vsi->num_queue_pairs; j++) {
1468 tx_ring = ACCESS_ONCE(vsi->tx_rings[j]);
1469
1470 if (!tx_ring)
1471 continue;
1472
1473
1474 do {
1475 start = u64_stats_fetch_begin_irq(&tx_ring->syncp);
1476 data[i] = tx_ring->stats.packets;
1477 data[i + 1] = tx_ring->stats.bytes;
1478 } while (u64_stats_fetch_retry_irq(&tx_ring->syncp, start));
1479 i += 2;
1480
1481
1482 rx_ring = &tx_ring[1];
1483 do {
1484 start = u64_stats_fetch_begin_irq(&rx_ring->syncp);
1485 data[i] = rx_ring->stats.packets;
1486 data[i + 1] = rx_ring->stats.bytes;
1487 } while (u64_stats_fetch_retry_irq(&rx_ring->syncp, start));
1488 i += 2;
1489 }
1490 rcu_read_unlock();
1491 if (vsi != pf->vsi[pf->lan_vsi] || pf->hw.partition_id != 1)
1492 return;
1493
1494 if ((pf->lan_veb != I40E_NO_VEB) &&
1495 (pf->flags & I40E_FLAG_VEB_STATS_ENABLED)) {
1496 struct i40e_veb *veb = pf->veb[pf->lan_veb];
1497
1498 for (j = 0; j < I40E_VEB_STATS_LEN; j++) {
1499 p = (char *)veb;
1500 p += i40e_gstrings_veb_stats[j].stat_offset;
1501 data[i++] = (i40e_gstrings_veb_stats[j].sizeof_stat ==
1502 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
1503 }
1504 for (j = 0; j < I40E_MAX_TRAFFIC_CLASS; j++) {
1505 data[i++] = veb->tc_stats.tc_tx_packets[j];
1506 data[i++] = veb->tc_stats.tc_tx_bytes[j];
1507 data[i++] = veb->tc_stats.tc_rx_packets[j];
1508 data[i++] = veb->tc_stats.tc_rx_bytes[j];
1509 }
1510 }
1511 for (j = 0; j < I40E_GLOBAL_STATS_LEN; j++) {
1512 p = (char *)pf + i40e_gstrings_stats[j].stat_offset;
1513 data[i++] = (i40e_gstrings_stats[j].sizeof_stat ==
1514 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
1515 }
1516 for (j = 0; j < I40E_MAX_USER_PRIORITY; j++) {
1517 data[i++] = pf->stats.priority_xon_tx[j];
1518 data[i++] = pf->stats.priority_xoff_tx[j];
1519 }
1520 for (j = 0; j < I40E_MAX_USER_PRIORITY; j++) {
1521 data[i++] = pf->stats.priority_xon_rx[j];
1522 data[i++] = pf->stats.priority_xoff_rx[j];
1523 }
1524 for (j = 0; j < I40E_MAX_USER_PRIORITY; j++)
1525 data[i++] = pf->stats.priority_xon_2_xoff[j];
1526}
1527
1528static void i40e_get_strings(struct net_device *netdev, u32 stringset,
1529 u8 *data)
1530{
1531 struct i40e_netdev_priv *np = netdev_priv(netdev);
1532 struct i40e_vsi *vsi = np->vsi;
1533 struct i40e_pf *pf = vsi->back;
1534 char *p = (char *)data;
1535 int i;
1536
1537 switch (stringset) {
1538 case ETH_SS_TEST:
1539 for (i = 0; i < I40E_TEST_LEN; i++) {
1540 memcpy(data, i40e_gstrings_test[i], ETH_GSTRING_LEN);
1541 data += ETH_GSTRING_LEN;
1542 }
1543 break;
1544 case ETH_SS_STATS:
1545 for (i = 0; i < I40E_NETDEV_STATS_LEN; i++) {
1546 snprintf(p, ETH_GSTRING_LEN, "%s",
1547 i40e_gstrings_net_stats[i].stat_string);
1548 p += ETH_GSTRING_LEN;
1549 }
1550 for (i = 0; i < I40E_MISC_STATS_LEN; i++) {
1551 snprintf(p, ETH_GSTRING_LEN, "%s",
1552 i40e_gstrings_misc_stats[i].stat_string);
1553 p += ETH_GSTRING_LEN;
1554 }
1555#ifdef I40E_FCOE
1556 for (i = 0; i < I40E_FCOE_STATS_LEN; i++) {
1557 snprintf(p, ETH_GSTRING_LEN, "%s",
1558 i40e_gstrings_fcoe_stats[i].stat_string);
1559 p += ETH_GSTRING_LEN;
1560 }
1561#endif
1562 for (i = 0; i < vsi->num_queue_pairs; i++) {
1563 snprintf(p, ETH_GSTRING_LEN, "tx-%d.tx_packets", i);
1564 p += ETH_GSTRING_LEN;
1565 snprintf(p, ETH_GSTRING_LEN, "tx-%d.tx_bytes", i);
1566 p += ETH_GSTRING_LEN;
1567 snprintf(p, ETH_GSTRING_LEN, "rx-%d.rx_packets", i);
1568 p += ETH_GSTRING_LEN;
1569 snprintf(p, ETH_GSTRING_LEN, "rx-%d.rx_bytes", i);
1570 p += ETH_GSTRING_LEN;
1571 }
1572 if (vsi != pf->vsi[pf->lan_vsi] || pf->hw.partition_id != 1)
1573 return;
1574
1575 if ((pf->lan_veb != I40E_NO_VEB) &&
1576 (pf->flags & I40E_FLAG_VEB_STATS_ENABLED)) {
1577 for (i = 0; i < I40E_VEB_STATS_LEN; i++) {
1578 snprintf(p, ETH_GSTRING_LEN, "veb.%s",
1579 i40e_gstrings_veb_stats[i].stat_string);
1580 p += ETH_GSTRING_LEN;
1581 }
1582 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1583 snprintf(p, ETH_GSTRING_LEN,
1584 "veb.tc_%d_tx_packets", i);
1585 p += ETH_GSTRING_LEN;
1586 snprintf(p, ETH_GSTRING_LEN,
1587 "veb.tc_%d_tx_bytes", i);
1588 p += ETH_GSTRING_LEN;
1589 snprintf(p, ETH_GSTRING_LEN,
1590 "veb.tc_%d_rx_packets", i);
1591 p += ETH_GSTRING_LEN;
1592 snprintf(p, ETH_GSTRING_LEN,
1593 "veb.tc_%d_rx_bytes", i);
1594 p += ETH_GSTRING_LEN;
1595 }
1596 }
1597 for (i = 0; i < I40E_GLOBAL_STATS_LEN; i++) {
1598 snprintf(p, ETH_GSTRING_LEN, "port.%s",
1599 i40e_gstrings_stats[i].stat_string);
1600 p += ETH_GSTRING_LEN;
1601 }
1602 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
1603 snprintf(p, ETH_GSTRING_LEN,
1604 "port.tx_priority_%d_xon", i);
1605 p += ETH_GSTRING_LEN;
1606 snprintf(p, ETH_GSTRING_LEN,
1607 "port.tx_priority_%d_xoff", i);
1608 p += ETH_GSTRING_LEN;
1609 }
1610 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
1611 snprintf(p, ETH_GSTRING_LEN,
1612 "port.rx_priority_%d_xon", i);
1613 p += ETH_GSTRING_LEN;
1614 snprintf(p, ETH_GSTRING_LEN,
1615 "port.rx_priority_%d_xoff", i);
1616 p += ETH_GSTRING_LEN;
1617 }
1618 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
1619 snprintf(p, ETH_GSTRING_LEN,
1620 "port.rx_priority_%d_xon_2_xoff", i);
1621 p += ETH_GSTRING_LEN;
1622 }
1623
1624 break;
1625 case ETH_SS_PRIV_FLAGS:
1626 if (pf->hw.pf_id == 0) {
1627 for (i = 0; i < I40E_PRIV_FLAGS_GL_STR_LEN; i++) {
1628 memcpy(data, i40e_priv_flags_strings_gl[i],
1629 ETH_GSTRING_LEN);
1630 data += ETH_GSTRING_LEN;
1631 }
1632 } else {
1633 for (i = 0; i < I40E_PRIV_FLAGS_STR_LEN; i++) {
1634 memcpy(data, i40e_priv_flags_strings[i],
1635 ETH_GSTRING_LEN);
1636 data += ETH_GSTRING_LEN;
1637 }
1638 }
1639 break;
1640 default:
1641 break;
1642 }
1643}
1644
1645static int i40e_get_ts_info(struct net_device *dev,
1646 struct ethtool_ts_info *info)
1647{
1648 struct i40e_pf *pf = i40e_netdev_to_pf(dev);
1649
1650
1651 if (!(pf->flags & I40E_FLAG_PTP))
1652 return ethtool_op_get_ts_info(dev, info);
1653
1654 info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE |
1655 SOF_TIMESTAMPING_RX_SOFTWARE |
1656 SOF_TIMESTAMPING_SOFTWARE |
1657 SOF_TIMESTAMPING_TX_HARDWARE |
1658 SOF_TIMESTAMPING_RX_HARDWARE |
1659 SOF_TIMESTAMPING_RAW_HARDWARE;
1660
1661 if (pf->ptp_clock)
1662 info->phc_index = ptp_clock_index(pf->ptp_clock);
1663 else
1664 info->phc_index = -1;
1665
1666 info->tx_types = BIT(HWTSTAMP_TX_OFF) | BIT(HWTSTAMP_TX_ON);
1667
1668 info->rx_filters = BIT(HWTSTAMP_FILTER_NONE) |
1669 BIT(HWTSTAMP_FILTER_PTP_V1_L4_EVENT) |
1670 BIT(HWTSTAMP_FILTER_PTP_V2_EVENT);
1671
1672 return 0;
1673}
1674
1675static int i40e_link_test(struct net_device *netdev, u64 *data)
1676{
1677 struct i40e_netdev_priv *np = netdev_priv(netdev);
1678 struct i40e_pf *pf = np->vsi->back;
1679 i40e_status status;
1680 bool link_up = false;
1681
1682 netif_info(pf, hw, netdev, "link test\n");
1683 status = i40e_get_link_status(&pf->hw, &link_up);
1684 if (status) {
1685 netif_err(pf, drv, netdev, "link query timed out, please retry test\n");
1686 *data = 1;
1687 return *data;
1688 }
1689
1690 if (link_up)
1691 *data = 0;
1692 else
1693 *data = 1;
1694
1695 return *data;
1696}
1697
1698static int i40e_reg_test(struct net_device *netdev, u64 *data)
1699{
1700 struct i40e_netdev_priv *np = netdev_priv(netdev);
1701 struct i40e_pf *pf = np->vsi->back;
1702
1703 netif_info(pf, hw, netdev, "register test\n");
1704 *data = i40e_diag_reg_test(&pf->hw);
1705
1706 return *data;
1707}
1708
1709static int i40e_eeprom_test(struct net_device *netdev, u64 *data)
1710{
1711 struct i40e_netdev_priv *np = netdev_priv(netdev);
1712 struct i40e_pf *pf = np->vsi->back;
1713
1714 netif_info(pf, hw, netdev, "eeprom test\n");
1715 *data = i40e_diag_eeprom_test(&pf->hw);
1716
1717
1718 pf->hw.nvmupd_state = I40E_NVMUPD_STATE_INIT;
1719
1720 return *data;
1721}
1722
1723static int i40e_intr_test(struct net_device *netdev, u64 *data)
1724{
1725 struct i40e_netdev_priv *np = netdev_priv(netdev);
1726 struct i40e_pf *pf = np->vsi->back;
1727 u16 swc_old = pf->sw_int_count;
1728
1729 netif_info(pf, hw, netdev, "interrupt test\n");
1730 wr32(&pf->hw, I40E_PFINT_DYN_CTL0,
1731 (I40E_PFINT_DYN_CTL0_INTENA_MASK |
1732 I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK |
1733 I40E_PFINT_DYN_CTL0_ITR_INDX_MASK |
1734 I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK |
1735 I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK));
1736 usleep_range(1000, 2000);
1737 *data = (swc_old == pf->sw_int_count);
1738
1739 return *data;
1740}
1741
1742static int i40e_loopback_test(struct net_device *netdev, u64 *data)
1743{
1744 struct i40e_netdev_priv *np = netdev_priv(netdev);
1745 struct i40e_pf *pf = np->vsi->back;
1746
1747 netif_info(pf, hw, netdev, "loopback test not implemented\n");
1748 *data = 0;
1749
1750 return *data;
1751}
1752
1753static inline bool i40e_active_vfs(struct i40e_pf *pf)
1754{
1755 struct i40e_vf *vfs = pf->vf;
1756 int i;
1757
1758 for (i = 0; i < pf->num_alloc_vfs; i++)
1759 if (test_bit(I40E_VF_STAT_ACTIVE, &vfs[i].vf_states))
1760 return true;
1761 return false;
1762}
1763
1764static inline bool i40e_active_vmdqs(struct i40e_pf *pf)
1765{
1766 struct i40e_vsi **vsi = pf->vsi;
1767 int i;
1768
1769 for (i = 0; i < pf->num_alloc_vsi; i++) {
1770 if (!vsi[i])
1771 continue;
1772 if (vsi[i]->type == I40E_VSI_VMDQ2)
1773 return true;
1774 }
1775
1776 return false;
1777}
1778
1779static void i40e_diag_test(struct net_device *netdev,
1780 struct ethtool_test *eth_test, u64 *data)
1781{
1782 struct i40e_netdev_priv *np = netdev_priv(netdev);
1783 bool if_running = netif_running(netdev);
1784 struct i40e_pf *pf = np->vsi->back;
1785
1786 if (eth_test->flags == ETH_TEST_FL_OFFLINE) {
1787
1788 netif_info(pf, drv, netdev, "offline testing starting\n");
1789
1790 set_bit(__I40E_TESTING, &pf->state);
1791
1792 if (i40e_active_vfs(pf) || i40e_active_vmdqs(pf)) {
1793 dev_warn(&pf->pdev->dev,
1794 "Please take active VFs and Netqueues offline and restart the adapter before running NIC diagnostics\n");
1795 data[I40E_ETH_TEST_REG] = 1;
1796 data[I40E_ETH_TEST_EEPROM] = 1;
1797 data[I40E_ETH_TEST_INTR] = 1;
1798 data[I40E_ETH_TEST_LOOPBACK] = 1;
1799 data[I40E_ETH_TEST_LINK] = 1;
1800 eth_test->flags |= ETH_TEST_FL_FAILED;
1801 clear_bit(__I40E_TESTING, &pf->state);
1802 goto skip_ol_tests;
1803 }
1804
1805
1806 if (if_running)
1807
1808 i40e_close(netdev);
1809 else
1810
1811
1812
1813
1814
1815 i40e_do_reset(pf, BIT(__I40E_PF_RESET_REQUESTED));
1816
1817 if (i40e_link_test(netdev, &data[I40E_ETH_TEST_LINK]))
1818 eth_test->flags |= ETH_TEST_FL_FAILED;
1819
1820 if (i40e_eeprom_test(netdev, &data[I40E_ETH_TEST_EEPROM]))
1821 eth_test->flags |= ETH_TEST_FL_FAILED;
1822
1823 if (i40e_intr_test(netdev, &data[I40E_ETH_TEST_INTR]))
1824 eth_test->flags |= ETH_TEST_FL_FAILED;
1825
1826 if (i40e_loopback_test(netdev, &data[I40E_ETH_TEST_LOOPBACK]))
1827 eth_test->flags |= ETH_TEST_FL_FAILED;
1828
1829
1830 if (i40e_reg_test(netdev, &data[I40E_ETH_TEST_REG]))
1831 eth_test->flags |= ETH_TEST_FL_FAILED;
1832
1833 clear_bit(__I40E_TESTING, &pf->state);
1834 i40e_do_reset(pf, BIT(__I40E_PF_RESET_REQUESTED));
1835
1836 if (if_running)
1837 i40e_open(netdev);
1838 } else {
1839
1840 netif_info(pf, drv, netdev, "online testing starting\n");
1841
1842 if (i40e_link_test(netdev, &data[I40E_ETH_TEST_LINK]))
1843 eth_test->flags |= ETH_TEST_FL_FAILED;
1844
1845
1846 data[I40E_ETH_TEST_REG] = 0;
1847 data[I40E_ETH_TEST_EEPROM] = 0;
1848 data[I40E_ETH_TEST_INTR] = 0;
1849 data[I40E_ETH_TEST_LOOPBACK] = 0;
1850 }
1851
1852skip_ol_tests:
1853
1854 netif_info(pf, drv, netdev, "testing finished\n");
1855}
1856
1857static void i40e_get_wol(struct net_device *netdev,
1858 struct ethtool_wolinfo *wol)
1859{
1860 struct i40e_netdev_priv *np = netdev_priv(netdev);
1861 struct i40e_pf *pf = np->vsi->back;
1862 struct i40e_hw *hw = &pf->hw;
1863 u16 wol_nvm_bits;
1864
1865
1866 i40e_read_nvm_word(hw, I40E_SR_NVM_WAKE_ON_LAN, &wol_nvm_bits);
1867 if ((BIT(hw->port) & wol_nvm_bits) || (hw->partition_id != 1)) {
1868 wol->supported = 0;
1869 wol->wolopts = 0;
1870 } else {
1871 wol->supported = WAKE_MAGIC;
1872 wol->wolopts = (pf->wol_en ? WAKE_MAGIC : 0);
1873 }
1874}
1875
1876
1877
1878
1879
1880
1881static int i40e_set_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
1882{
1883 struct i40e_netdev_priv *np = netdev_priv(netdev);
1884 struct i40e_pf *pf = np->vsi->back;
1885 struct i40e_vsi *vsi = np->vsi;
1886 struct i40e_hw *hw = &pf->hw;
1887 u16 wol_nvm_bits;
1888
1889
1890 if (hw->partition_id != 1) {
1891 i40e_partition_setting_complaint(pf);
1892 return -EOPNOTSUPP;
1893 }
1894
1895 if (vsi != pf->vsi[pf->lan_vsi])
1896 return -EOPNOTSUPP;
1897
1898
1899 i40e_read_nvm_word(hw, I40E_SR_NVM_WAKE_ON_LAN, &wol_nvm_bits);
1900 if (BIT(hw->port) & wol_nvm_bits)
1901 return -EOPNOTSUPP;
1902
1903
1904 if (wol->wolopts && (wol->wolopts != WAKE_MAGIC))
1905 return -EOPNOTSUPP;
1906
1907
1908 if (pf->wol_en != !!wol->wolopts) {
1909 pf->wol_en = !!wol->wolopts;
1910 device_set_wakeup_enable(&pf->pdev->dev, pf->wol_en);
1911 }
1912
1913 return 0;
1914}
1915
1916static int i40e_set_phys_id(struct net_device *netdev,
1917 enum ethtool_phys_id_state state)
1918{
1919 struct i40e_netdev_priv *np = netdev_priv(netdev);
1920 i40e_status ret = 0;
1921 struct i40e_pf *pf = np->vsi->back;
1922 struct i40e_hw *hw = &pf->hw;
1923 int blink_freq = 2;
1924 u16 temp_status;
1925
1926 switch (state) {
1927 case ETHTOOL_ID_ACTIVE:
1928 if (!(pf->flags & I40E_FLAG_HAVE_10GBASET_PHY)) {
1929 pf->led_status = i40e_led_get(hw);
1930 } else {
1931 i40e_aq_set_phy_debug(hw, I40E_PHY_DEBUG_ALL, NULL);
1932 ret = i40e_led_get_phy(hw, &temp_status,
1933 &pf->phy_led_val);
1934 pf->led_status = temp_status;
1935 }
1936 return blink_freq;
1937 case ETHTOOL_ID_ON:
1938 if (!(pf->flags & I40E_FLAG_HAVE_10GBASET_PHY))
1939 i40e_led_set(hw, 0xf, false);
1940 else
1941 ret = i40e_led_set_phy(hw, true, pf->led_status, 0);
1942 break;
1943 case ETHTOOL_ID_OFF:
1944 if (!(pf->flags & I40E_FLAG_HAVE_10GBASET_PHY))
1945 i40e_led_set(hw, 0x0, false);
1946 else
1947 ret = i40e_led_set_phy(hw, false, pf->led_status, 0);
1948 break;
1949 case ETHTOOL_ID_INACTIVE:
1950 if (!(pf->flags & I40E_FLAG_HAVE_10GBASET_PHY)) {
1951 i40e_led_set(hw, false, pf->led_status);
1952 } else {
1953 ret = i40e_led_set_phy(hw, false, pf->led_status,
1954 (pf->phy_led_val |
1955 I40E_PHY_LED_MODE_ORIG));
1956 i40e_aq_set_phy_debug(hw, 0, NULL);
1957 }
1958 break;
1959 default:
1960 break;
1961 }
1962 if (ret)
1963 return -ENOENT;
1964 else
1965 return 0;
1966}
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983static int __i40e_get_coalesce(struct net_device *netdev,
1984 struct ethtool_coalesce *ec,
1985 int queue)
1986{
1987 struct i40e_netdev_priv *np = netdev_priv(netdev);
1988 struct i40e_ring *rx_ring, *tx_ring;
1989 struct i40e_vsi *vsi = np->vsi;
1990
1991 ec->tx_max_coalesced_frames_irq = vsi->work_limit;
1992 ec->rx_max_coalesced_frames_irq = vsi->work_limit;
1993
1994
1995
1996
1997 if (queue < 0) {
1998 queue = 0;
1999 } else if (queue >= vsi->num_queue_pairs) {
2000 return -EINVAL;
2001 }
2002
2003 rx_ring = vsi->rx_rings[queue];
2004 tx_ring = vsi->tx_rings[queue];
2005
2006 if (ITR_IS_DYNAMIC(rx_ring->rx_itr_setting))
2007 ec->use_adaptive_rx_coalesce = 1;
2008
2009 if (ITR_IS_DYNAMIC(tx_ring->tx_itr_setting))
2010 ec->use_adaptive_tx_coalesce = 1;
2011
2012 ec->rx_coalesce_usecs = rx_ring->rx_itr_setting & ~I40E_ITR_DYNAMIC;
2013 ec->tx_coalesce_usecs = tx_ring->tx_itr_setting & ~I40E_ITR_DYNAMIC;
2014
2015
2016
2017
2018
2019
2020
2021
2022 ec->rx_coalesce_usecs_high = vsi->int_rate_limit;
2023 ec->tx_coalesce_usecs_high = vsi->int_rate_limit;
2024
2025 return 0;
2026}
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037static int i40e_get_coalesce(struct net_device *netdev,
2038 struct ethtool_coalesce *ec)
2039{
2040 return __i40e_get_coalesce(netdev, ec, -1);
2041}
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051static int i40e_get_per_queue_coalesce(struct net_device *netdev, u32 queue,
2052 struct ethtool_coalesce *ec)
2053{
2054 return __i40e_get_coalesce(netdev, ec, queue);
2055}
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066static void i40e_set_itr_per_queue(struct i40e_vsi *vsi,
2067 struct ethtool_coalesce *ec,
2068 int queue)
2069{
2070 struct i40e_pf *pf = vsi->back;
2071 struct i40e_hw *hw = &pf->hw;
2072 struct i40e_q_vector *q_vector;
2073 u16 vector, intrl;
2074
2075 intrl = INTRL_USEC_TO_REG(vsi->int_rate_limit);
2076
2077 vsi->rx_rings[queue]->rx_itr_setting = ec->rx_coalesce_usecs;
2078 vsi->tx_rings[queue]->tx_itr_setting = ec->tx_coalesce_usecs;
2079
2080 if (ec->use_adaptive_rx_coalesce)
2081 vsi->rx_rings[queue]->rx_itr_setting |= I40E_ITR_DYNAMIC;
2082 else
2083 vsi->rx_rings[queue]->rx_itr_setting &= ~I40E_ITR_DYNAMIC;
2084
2085 if (ec->use_adaptive_tx_coalesce)
2086 vsi->tx_rings[queue]->tx_itr_setting |= I40E_ITR_DYNAMIC;
2087 else
2088 vsi->tx_rings[queue]->tx_itr_setting &= ~I40E_ITR_DYNAMIC;
2089
2090 q_vector = vsi->rx_rings[queue]->q_vector;
2091 q_vector->rx.itr = ITR_TO_REG(vsi->rx_rings[queue]->rx_itr_setting);
2092 vector = vsi->base_vector + q_vector->v_idx;
2093 wr32(hw, I40E_PFINT_ITRN(I40E_RX_ITR, vector - 1), q_vector->rx.itr);
2094
2095 q_vector = vsi->tx_rings[queue]->q_vector;
2096 q_vector->tx.itr = ITR_TO_REG(vsi->tx_rings[queue]->tx_itr_setting);
2097 vector = vsi->base_vector + q_vector->v_idx;
2098 wr32(hw, I40E_PFINT_ITRN(I40E_TX_ITR, vector - 1), q_vector->tx.itr);
2099
2100 wr32(hw, I40E_PFINT_RATEN(vector - 1), intrl);
2101 i40e_flush(hw);
2102}
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112static int __i40e_set_coalesce(struct net_device *netdev,
2113 struct ethtool_coalesce *ec,
2114 int queue)
2115{
2116 struct i40e_netdev_priv *np = netdev_priv(netdev);
2117 struct i40e_vsi *vsi = np->vsi;
2118 struct i40e_pf *pf = vsi->back;
2119 int i;
2120
2121 if (ec->tx_max_coalesced_frames_irq || ec->rx_max_coalesced_frames_irq)
2122 vsi->work_limit = ec->tx_max_coalesced_frames_irq;
2123
2124
2125 if (ec->tx_coalesce_usecs_high != vsi->int_rate_limit) {
2126 netif_info(pf, drv, netdev, "tx-usecs-high is not used, please program rx-usecs-high\n");
2127 return -EINVAL;
2128 }
2129
2130 if (ec->rx_coalesce_usecs_high >= INTRL_REG_TO_USEC(I40E_MAX_INTRL)) {
2131 netif_info(pf, drv, netdev, "Invalid value, rx-usecs-high range is 0-235\n");
2132 return -EINVAL;
2133 }
2134
2135 if (ec->rx_coalesce_usecs == 0) {
2136 if (ec->use_adaptive_rx_coalesce)
2137 netif_info(pf, drv, netdev, "rx-usecs=0, need to disable adaptive-rx for a complete disable\n");
2138 } else if ((ec->rx_coalesce_usecs < (I40E_MIN_ITR << 1)) ||
2139 (ec->rx_coalesce_usecs > (I40E_MAX_ITR << 1))) {
2140 netif_info(pf, drv, netdev, "Invalid value, rx-usecs range is 0-8160\n");
2141 return -EINVAL;
2142 }
2143
2144 vsi->int_rate_limit = ec->rx_coalesce_usecs_high;
2145
2146 if (ec->tx_coalesce_usecs == 0) {
2147 if (ec->use_adaptive_tx_coalesce)
2148 netif_info(pf, drv, netdev, "tx-usecs=0, need to disable adaptive-tx for a complete disable\n");
2149 } else if ((ec->tx_coalesce_usecs < (I40E_MIN_ITR << 1)) ||
2150 (ec->tx_coalesce_usecs > (I40E_MAX_ITR << 1))) {
2151 netif_info(pf, drv, netdev, "Invalid value, tx-usecs range is 0-8160\n");
2152 return -EINVAL;
2153 }
2154
2155
2156
2157
2158 if (queue < 0) {
2159 for (i = 0; i < vsi->num_queue_pairs; i++)
2160 i40e_set_itr_per_queue(vsi, ec, i);
2161 } else if (queue < vsi->num_queue_pairs) {
2162 i40e_set_itr_per_queue(vsi, ec, queue);
2163 } else {
2164 netif_info(pf, drv, netdev, "Invalid queue value, queue range is 0 - %d\n",
2165 vsi->num_queue_pairs - 1);
2166 return -EINVAL;
2167 }
2168
2169 return 0;
2170}
2171
2172
2173
2174
2175
2176
2177
2178
2179static int i40e_set_coalesce(struct net_device *netdev,
2180 struct ethtool_coalesce *ec)
2181{
2182 return __i40e_set_coalesce(netdev, ec, -1);
2183}
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193static int i40e_set_per_queue_coalesce(struct net_device *netdev, u32 queue,
2194 struct ethtool_coalesce *ec)
2195{
2196 return __i40e_set_coalesce(netdev, ec, queue);
2197}
2198
2199
2200
2201
2202
2203
2204
2205
2206static int i40e_get_rss_hash_opts(struct i40e_pf *pf, struct ethtool_rxnfc *cmd)
2207{
2208 struct i40e_hw *hw = &pf->hw;
2209 u8 flow_pctype = 0;
2210 u64 i_set = 0;
2211
2212 cmd->data = 0;
2213
2214 switch (cmd->flow_type) {
2215 case TCP_V4_FLOW:
2216 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV4_TCP;
2217 break;
2218 case UDP_V4_FLOW:
2219 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV4_UDP;
2220 break;
2221 case TCP_V6_FLOW:
2222 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV6_TCP;
2223 break;
2224 case UDP_V6_FLOW:
2225 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV6_UDP;
2226 break;
2227 case SCTP_V4_FLOW:
2228 case AH_ESP_V4_FLOW:
2229 case AH_V4_FLOW:
2230 case ESP_V4_FLOW:
2231 case IPV4_FLOW:
2232 case SCTP_V6_FLOW:
2233 case AH_ESP_V6_FLOW:
2234 case AH_V6_FLOW:
2235 case ESP_V6_FLOW:
2236 case IPV6_FLOW:
2237
2238 cmd->data |= RXH_IP_SRC | RXH_IP_DST;
2239 break;
2240 default:
2241 return -EINVAL;
2242 }
2243
2244
2245 if (flow_pctype) {
2246 i_set = (u64)i40e_read_rx_ctl(hw, I40E_GLQF_HASH_INSET(0,
2247 flow_pctype)) |
2248 ((u64)i40e_read_rx_ctl(hw, I40E_GLQF_HASH_INSET(1,
2249 flow_pctype)) << 32);
2250 }
2251
2252
2253 if (i_set) {
2254 if (i_set & I40E_L4_SRC_MASK)
2255 cmd->data |= RXH_L4_B_0_1;
2256 if (i_set & I40E_L4_DST_MASK)
2257 cmd->data |= RXH_L4_B_2_3;
2258
2259 if (cmd->flow_type == TCP_V4_FLOW ||
2260 cmd->flow_type == UDP_V4_FLOW) {
2261 if (i_set & I40E_L3_SRC_MASK)
2262 cmd->data |= RXH_IP_SRC;
2263 if (i_set & I40E_L3_DST_MASK)
2264 cmd->data |= RXH_IP_DST;
2265 } else if (cmd->flow_type == TCP_V6_FLOW ||
2266 cmd->flow_type == UDP_V6_FLOW) {
2267 if (i_set & I40E_L3_V6_SRC_MASK)
2268 cmd->data |= RXH_IP_SRC;
2269 if (i_set & I40E_L3_V6_DST_MASK)
2270 cmd->data |= RXH_IP_DST;
2271 }
2272 }
2273
2274 return 0;
2275}
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288static int i40e_get_ethtool_fdir_all(struct i40e_pf *pf,
2289 struct ethtool_rxnfc *cmd,
2290 u32 *rule_locs)
2291{
2292 struct i40e_fdir_filter *rule;
2293 struct hlist_node *node2;
2294 int cnt = 0;
2295
2296
2297 cmd->data = i40e_get_fd_cnt_all(pf);
2298
2299 hlist_for_each_entry_safe(rule, node2,
2300 &pf->fdir_filter_list, fdir_node) {
2301 if (cnt == cmd->rule_cnt)
2302 return -EMSGSIZE;
2303
2304 rule_locs[cnt] = rule->fd_id;
2305 cnt++;
2306 }
2307
2308 cmd->rule_cnt = cnt;
2309
2310 return 0;
2311}
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323static int i40e_get_ethtool_fdir_entry(struct i40e_pf *pf,
2324 struct ethtool_rxnfc *cmd)
2325{
2326 struct ethtool_rx_flow_spec *fsp =
2327 (struct ethtool_rx_flow_spec *)&cmd->fs;
2328 struct i40e_fdir_filter *rule = NULL;
2329 struct hlist_node *node2;
2330
2331 hlist_for_each_entry_safe(rule, node2,
2332 &pf->fdir_filter_list, fdir_node) {
2333 if (fsp->location <= rule->fd_id)
2334 break;
2335 }
2336
2337 if (!rule || fsp->location != rule->fd_id)
2338 return -EINVAL;
2339
2340 fsp->flow_type = rule->flow_type;
2341 if (fsp->flow_type == IP_USER_FLOW) {
2342 fsp->h_u.usr_ip4_spec.ip_ver = ETH_RX_NFC_IP4;
2343 fsp->h_u.usr_ip4_spec.proto = 0;
2344 fsp->m_u.usr_ip4_spec.proto = 0;
2345 }
2346
2347
2348
2349
2350 fsp->h_u.tcp_ip4_spec.psrc = rule->dst_port;
2351 fsp->h_u.tcp_ip4_spec.pdst = rule->src_port;
2352 fsp->h_u.tcp_ip4_spec.ip4src = rule->dst_ip[0];
2353 fsp->h_u.tcp_ip4_spec.ip4dst = rule->src_ip[0];
2354
2355 if (rule->dest_ctl == I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET)
2356 fsp->ring_cookie = RX_CLS_FLOW_DISC;
2357 else
2358 fsp->ring_cookie = rule->q_index;
2359
2360 if (rule->dest_vsi != pf->vsi[pf->lan_vsi]->id) {
2361 struct i40e_vsi *vsi;
2362
2363 vsi = i40e_find_vsi_from_id(pf, rule->dest_vsi);
2364 if (vsi && vsi->type == I40E_VSI_SRIOV) {
2365 fsp->h_ext.data[1] = htonl(vsi->vf_id);
2366 fsp->m_ext.data[1] = htonl(0x1);
2367 }
2368 }
2369
2370 return 0;
2371}
2372
2373
2374
2375
2376
2377
2378
2379
2380static int i40e_get_rxnfc(struct net_device *netdev, struct ethtool_rxnfc *cmd,
2381 u32 *rule_locs)
2382{
2383 struct i40e_netdev_priv *np = netdev_priv(netdev);
2384 struct i40e_vsi *vsi = np->vsi;
2385 struct i40e_pf *pf = vsi->back;
2386 int ret = -EOPNOTSUPP;
2387
2388 switch (cmd->cmd) {
2389 case ETHTOOL_GRXRINGS:
2390 cmd->data = vsi->num_queue_pairs;
2391 ret = 0;
2392 break;
2393 case ETHTOOL_GRXFH:
2394 ret = i40e_get_rss_hash_opts(pf, cmd);
2395 break;
2396 case ETHTOOL_GRXCLSRLCNT:
2397 cmd->rule_cnt = pf->fdir_pf_active_filters;
2398
2399 cmd->data = i40e_get_fd_cnt_all(pf);
2400 ret = 0;
2401 break;
2402 case ETHTOOL_GRXCLSRULE:
2403 ret = i40e_get_ethtool_fdir_entry(pf, cmd);
2404 break;
2405 case ETHTOOL_GRXCLSRLALL:
2406 ret = i40e_get_ethtool_fdir_all(pf, cmd, rule_locs);
2407 break;
2408 default:
2409 break;
2410 }
2411
2412 return ret;
2413}
2414
2415
2416
2417
2418
2419
2420
2421
2422static u64 i40e_get_rss_hash_bits(struct ethtool_rxnfc *nfc, u64 i_setc)
2423{
2424 u64 i_set = i_setc;
2425 u64 src_l3 = 0, dst_l3 = 0;
2426
2427 if (nfc->data & RXH_L4_B_0_1)
2428 i_set |= I40E_L4_SRC_MASK;
2429 else
2430 i_set &= ~I40E_L4_SRC_MASK;
2431 if (nfc->data & RXH_L4_B_2_3)
2432 i_set |= I40E_L4_DST_MASK;
2433 else
2434 i_set &= ~I40E_L4_DST_MASK;
2435
2436 if (nfc->flow_type == TCP_V6_FLOW || nfc->flow_type == UDP_V6_FLOW) {
2437 src_l3 = I40E_L3_V6_SRC_MASK;
2438 dst_l3 = I40E_L3_V6_DST_MASK;
2439 } else if (nfc->flow_type == TCP_V4_FLOW ||
2440 nfc->flow_type == UDP_V4_FLOW) {
2441 src_l3 = I40E_L3_SRC_MASK;
2442 dst_l3 = I40E_L3_DST_MASK;
2443 } else {
2444
2445 return i_set;
2446 }
2447
2448 if (nfc->data & RXH_IP_SRC)
2449 i_set |= src_l3;
2450 else
2451 i_set &= ~src_l3;
2452 if (nfc->data & RXH_IP_DST)
2453 i_set |= dst_l3;
2454 else
2455 i_set &= ~dst_l3;
2456
2457 return i_set;
2458}
2459
2460
2461
2462
2463
2464
2465
2466
2467static int i40e_set_rss_hash_opt(struct i40e_pf *pf, struct ethtool_rxnfc *nfc)
2468{
2469 struct i40e_hw *hw = &pf->hw;
2470 u64 hena = (u64)i40e_read_rx_ctl(hw, I40E_PFQF_HENA(0)) |
2471 ((u64)i40e_read_rx_ctl(hw, I40E_PFQF_HENA(1)) << 32);
2472 u8 flow_pctype = 0;
2473 u64 i_set, i_setc;
2474
2475
2476
2477
2478 if (nfc->data & ~(RXH_IP_SRC | RXH_IP_DST |
2479 RXH_L4_B_0_1 | RXH_L4_B_2_3))
2480 return -EINVAL;
2481
2482 switch (nfc->flow_type) {
2483 case TCP_V4_FLOW:
2484 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV4_TCP;
2485 if (pf->flags & I40E_FLAG_MULTIPLE_TCP_UDP_RSS_PCTYPE)
2486 hena |=
2487 BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK);
2488 break;
2489 case TCP_V6_FLOW:
2490 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV6_TCP;
2491 if (pf->flags & I40E_FLAG_MULTIPLE_TCP_UDP_RSS_PCTYPE)
2492 hena |=
2493 BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK);
2494 if (pf->flags & I40E_FLAG_MULTIPLE_TCP_UDP_RSS_PCTYPE)
2495 hena |=
2496 BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK);
2497 break;
2498 case UDP_V4_FLOW:
2499 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV4_UDP;
2500 if (pf->flags & I40E_FLAG_MULTIPLE_TCP_UDP_RSS_PCTYPE)
2501 hena |=
2502 BIT_ULL(I40E_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP) |
2503 BIT_ULL(I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP);
2504
2505 hena |= BIT_ULL(I40E_FILTER_PCTYPE_FRAG_IPV4);
2506 break;
2507 case UDP_V6_FLOW:
2508 flow_pctype = I40E_FILTER_PCTYPE_NONF_IPV6_UDP;
2509 if (pf->flags & I40E_FLAG_MULTIPLE_TCP_UDP_RSS_PCTYPE)
2510 hena |=
2511 BIT_ULL(I40E_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP) |
2512 BIT_ULL(I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP);
2513
2514 hena |= BIT_ULL(I40E_FILTER_PCTYPE_FRAG_IPV6);
2515 break;
2516 case AH_ESP_V4_FLOW:
2517 case AH_V4_FLOW:
2518 case ESP_V4_FLOW:
2519 case SCTP_V4_FLOW:
2520 if ((nfc->data & RXH_L4_B_0_1) ||
2521 (nfc->data & RXH_L4_B_2_3))
2522 return -EINVAL;
2523 hena |= BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_OTHER);
2524 break;
2525 case AH_ESP_V6_FLOW:
2526 case AH_V6_FLOW:
2527 case ESP_V6_FLOW:
2528 case SCTP_V6_FLOW:
2529 if ((nfc->data & RXH_L4_B_0_1) ||
2530 (nfc->data & RXH_L4_B_2_3))
2531 return -EINVAL;
2532 hena |= BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_OTHER);
2533 break;
2534 case IPV4_FLOW:
2535 hena |= BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV4_OTHER) |
2536 BIT_ULL(I40E_FILTER_PCTYPE_FRAG_IPV4);
2537 break;
2538 case IPV6_FLOW:
2539 hena |= BIT_ULL(I40E_FILTER_PCTYPE_NONF_IPV6_OTHER) |
2540 BIT_ULL(I40E_FILTER_PCTYPE_FRAG_IPV6);
2541 break;
2542 default:
2543 return -EINVAL;
2544 }
2545
2546 if (flow_pctype) {
2547 i_setc = (u64)i40e_read_rx_ctl(hw, I40E_GLQF_HASH_INSET(0,
2548 flow_pctype)) |
2549 ((u64)i40e_read_rx_ctl(hw, I40E_GLQF_HASH_INSET(1,
2550 flow_pctype)) << 32);
2551 i_set = i40e_get_rss_hash_bits(nfc, i_setc);
2552 i40e_write_rx_ctl(hw, I40E_GLQF_HASH_INSET(0, flow_pctype),
2553 (u32)i_set);
2554 i40e_write_rx_ctl(hw, I40E_GLQF_HASH_INSET(1, flow_pctype),
2555 (u32)(i_set >> 32));
2556 hena |= BIT_ULL(flow_pctype);
2557 }
2558
2559 i40e_write_rx_ctl(hw, I40E_PFQF_HENA(0), (u32)hena);
2560 i40e_write_rx_ctl(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32));
2561 i40e_flush(hw);
2562
2563 return 0;
2564}
2565
2566
2567
2568
2569
2570
2571
2572
2573static bool i40e_match_fdir_input_set(struct i40e_fdir_filter *rule,
2574 struct i40e_fdir_filter *input)
2575{
2576 if ((rule->dst_ip[0] != input->dst_ip[0]) ||
2577 (rule->src_ip[0] != input->src_ip[0]) ||
2578 (rule->dst_port != input->dst_port) ||
2579 (rule->src_port != input->src_port))
2580 return false;
2581 return true;
2582}
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596static int i40e_update_ethtool_fdir_entry(struct i40e_vsi *vsi,
2597 struct i40e_fdir_filter *input,
2598 u16 sw_idx,
2599 struct ethtool_rxnfc *cmd)
2600{
2601 struct i40e_fdir_filter *rule, *parent;
2602 struct i40e_pf *pf = vsi->back;
2603 struct hlist_node *node2;
2604 int err = -EINVAL;
2605
2606 parent = NULL;
2607 rule = NULL;
2608
2609 hlist_for_each_entry_safe(rule, node2,
2610 &pf->fdir_filter_list, fdir_node) {
2611
2612 if (rule->fd_id >= sw_idx)
2613 break;
2614 parent = rule;
2615 }
2616
2617
2618 if (rule && (rule->fd_id == sw_idx)) {
2619 if (input && !i40e_match_fdir_input_set(rule, input))
2620 err = i40e_add_del_fdir(vsi, rule, false);
2621 else if (!input)
2622 err = i40e_add_del_fdir(vsi, rule, false);
2623 hlist_del(&rule->fdir_node);
2624 kfree(rule);
2625 pf->fdir_pf_active_filters--;
2626 }
2627
2628
2629
2630
2631 if (!input)
2632 return err;
2633
2634
2635 INIT_HLIST_NODE(&input->fdir_node);
2636
2637
2638 if (parent)
2639 hlist_add_behind(&input->fdir_node, &parent->fdir_node);
2640 else
2641 hlist_add_head(&input->fdir_node,
2642 &pf->fdir_filter_list);
2643
2644
2645 pf->fdir_pf_active_filters++;
2646
2647 return 0;
2648}
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660static int i40e_del_fdir_entry(struct i40e_vsi *vsi,
2661 struct ethtool_rxnfc *cmd)
2662{
2663 struct ethtool_rx_flow_spec *fsp =
2664 (struct ethtool_rx_flow_spec *)&cmd->fs;
2665 struct i40e_pf *pf = vsi->back;
2666 int ret = 0;
2667
2668 if (test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) ||
2669 test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state))
2670 return -EBUSY;
2671
2672 if (test_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state))
2673 return -EBUSY;
2674
2675 ret = i40e_update_ethtool_fdir_entry(vsi, NULL, fsp->location, cmd);
2676
2677 i40e_fdir_check_and_reenable(pf);
2678 return ret;
2679}
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689static int i40e_add_fdir_ethtool(struct i40e_vsi *vsi,
2690 struct ethtool_rxnfc *cmd)
2691{
2692 struct ethtool_rx_flow_spec *fsp;
2693 struct i40e_fdir_filter *input;
2694 struct i40e_pf *pf;
2695 int ret = -EINVAL;
2696 u16 vf_id;
2697
2698 if (!vsi)
2699 return -EINVAL;
2700 pf = vsi->back;
2701
2702 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
2703 return -EOPNOTSUPP;
2704
2705 if (pf->auto_disable_flags & I40E_FLAG_FD_SB_ENABLED)
2706 return -ENOSPC;
2707
2708 if (test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) ||
2709 test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state))
2710 return -EBUSY;
2711
2712 if (test_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state))
2713 return -EBUSY;
2714
2715 fsp = (struct ethtool_rx_flow_spec *)&cmd->fs;
2716
2717 if (fsp->location >= (pf->hw.func_caps.fd_filters_best_effort +
2718 pf->hw.func_caps.fd_filters_guaranteed)) {
2719 return -EINVAL;
2720 }
2721
2722 if ((fsp->ring_cookie != RX_CLS_FLOW_DISC) &&
2723 (fsp->ring_cookie >= vsi->num_queue_pairs))
2724 return -EINVAL;
2725
2726 input = kzalloc(sizeof(*input), GFP_KERNEL);
2727
2728 if (!input)
2729 return -ENOMEM;
2730
2731 input->fd_id = fsp->location;
2732
2733 if (fsp->ring_cookie == RX_CLS_FLOW_DISC)
2734 input->dest_ctl = I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET;
2735 else
2736 input->dest_ctl =
2737 I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX;
2738
2739 input->q_index = fsp->ring_cookie;
2740 input->flex_off = 0;
2741 input->pctype = 0;
2742 input->dest_vsi = vsi->id;
2743 input->fd_status = I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID;
2744 input->cnt_index = I40E_FD_SB_STAT_IDX(pf->hw.pf_id);
2745 input->flow_type = fsp->flow_type;
2746 input->ip4_proto = fsp->h_u.usr_ip4_spec.proto;
2747
2748
2749
2750
2751 input->dst_port = fsp->h_u.tcp_ip4_spec.psrc;
2752 input->src_port = fsp->h_u.tcp_ip4_spec.pdst;
2753 input->dst_ip[0] = fsp->h_u.tcp_ip4_spec.ip4src;
2754 input->src_ip[0] = fsp->h_u.tcp_ip4_spec.ip4dst;
2755
2756 if (ntohl(fsp->m_ext.data[1])) {
2757 vf_id = ntohl(fsp->h_ext.data[1]);
2758 if (vf_id >= pf->num_alloc_vfs) {
2759 netif_info(pf, drv, vsi->netdev,
2760 "Invalid VF id %d\n", vf_id);
2761 goto free_input;
2762 }
2763
2764 input->dest_vsi = pf->vf[vf_id].lan_vsi_id;
2765 if (input->q_index >= pf->vf[vf_id].num_queue_pairs) {
2766 netif_info(pf, drv, vsi->netdev,
2767 "Invalid queue id %d for VF %d\n",
2768 input->q_index, vf_id);
2769 goto free_input;
2770 }
2771 }
2772
2773 ret = i40e_add_del_fdir(vsi, input, true);
2774free_input:
2775 if (ret)
2776 kfree(input);
2777 else
2778 i40e_update_ethtool_fdir_entry(vsi, input, fsp->location, NULL);
2779
2780 return ret;
2781}
2782
2783
2784
2785
2786
2787
2788
2789
2790static int i40e_set_rxnfc(struct net_device *netdev, struct ethtool_rxnfc *cmd)
2791{
2792 struct i40e_netdev_priv *np = netdev_priv(netdev);
2793 struct i40e_vsi *vsi = np->vsi;
2794 struct i40e_pf *pf = vsi->back;
2795 int ret = -EOPNOTSUPP;
2796
2797 switch (cmd->cmd) {
2798 case ETHTOOL_SRXFH:
2799 ret = i40e_set_rss_hash_opt(pf, cmd);
2800 break;
2801 case ETHTOOL_SRXCLSRLINS:
2802 ret = i40e_add_fdir_ethtool(vsi, cmd);
2803 break;
2804 case ETHTOOL_SRXCLSRLDEL:
2805 ret = i40e_del_fdir_entry(vsi, cmd);
2806 break;
2807 default:
2808 break;
2809 }
2810
2811 return ret;
2812}
2813
2814
2815
2816
2817
2818static unsigned int i40e_max_channels(struct i40e_vsi *vsi)
2819{
2820
2821 return vsi->alloc_queue_pairs;
2822}
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834static void i40e_get_channels(struct net_device *dev,
2835 struct ethtool_channels *ch)
2836{
2837 struct i40e_netdev_priv *np = netdev_priv(dev);
2838 struct i40e_vsi *vsi = np->vsi;
2839 struct i40e_pf *pf = vsi->back;
2840
2841
2842 ch->max_combined = i40e_max_channels(vsi);
2843
2844
2845 ch->other_count = (pf->flags & I40E_FLAG_FD_SB_ENABLED) ? 1 : 0;
2846 ch->max_other = ch->other_count;
2847
2848
2849 ch->combined_count = vsi->num_queue_pairs;
2850}
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860static int i40e_set_channels(struct net_device *dev,
2861 struct ethtool_channels *ch)
2862{
2863 const u8 drop = I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET;
2864 struct i40e_netdev_priv *np = netdev_priv(dev);
2865 unsigned int count = ch->combined_count;
2866 struct i40e_vsi *vsi = np->vsi;
2867 struct i40e_pf *pf = vsi->back;
2868 struct i40e_fdir_filter *rule;
2869 struct hlist_node *node2;
2870 int new_count;
2871 int err = 0;
2872
2873
2874 if (vsi->type != I40E_VSI_MAIN)
2875 return -EINVAL;
2876
2877
2878 if (!count || ch->rx_count || ch->tx_count)
2879 return -EINVAL;
2880
2881
2882 if (ch->other_count != ((pf->flags & I40E_FLAG_FD_SB_ENABLED) ? 1 : 0))
2883 return -EINVAL;
2884
2885
2886 if (count > i40e_max_channels(vsi))
2887 return -EINVAL;
2888
2889
2890
2891
2892 hlist_for_each_entry_safe(rule, node2,
2893 &pf->fdir_filter_list, fdir_node) {
2894 if (rule->dest_ctl != drop && count <= rule->q_index) {
2895 dev_warn(&pf->pdev->dev,
2896 "Existing user defined filter %d assigns flow to queue %d\n",
2897 rule->fd_id, rule->q_index);
2898 err = -EINVAL;
2899 }
2900 }
2901
2902 if (err) {
2903 dev_err(&pf->pdev->dev,
2904 "Existing filter rules must be deleted to reduce combined channel count to %d\n",
2905 count);
2906 return err;
2907 }
2908
2909
2910
2911
2912
2913
2914
2915 new_count = i40e_reconfig_rss_queues(pf, count);
2916 if (new_count > 0)
2917 return 0;
2918 else
2919 return -EINVAL;
2920}
2921
2922
2923
2924
2925
2926
2927
2928static u32 i40e_get_rxfh_key_size(struct net_device *netdev)
2929{
2930 return I40E_HKEY_ARRAY_SIZE;
2931}
2932
2933
2934
2935
2936
2937
2938
2939static u32 i40e_get_rxfh_indir_size(struct net_device *netdev)
2940{
2941 return I40E_HLUT_ARRAY_SIZE;
2942}
2943
2944static int i40e_get_rxfh(struct net_device *netdev, u32 *indir, u8 *key,
2945 u8 *hfunc)
2946{
2947 struct i40e_netdev_priv *np = netdev_priv(netdev);
2948 struct i40e_vsi *vsi = np->vsi;
2949 u8 *lut, *seed = NULL;
2950 int ret;
2951 u16 i;
2952
2953 if (hfunc)
2954 *hfunc = ETH_RSS_HASH_TOP;
2955
2956 if (!indir)
2957 return 0;
2958
2959 seed = key;
2960 lut = kzalloc(I40E_HLUT_ARRAY_SIZE, GFP_KERNEL);
2961 if (!lut)
2962 return -ENOMEM;
2963 ret = i40e_get_rss(vsi, seed, lut, I40E_HLUT_ARRAY_SIZE);
2964 if (ret)
2965 goto out;
2966 for (i = 0; i < I40E_HLUT_ARRAY_SIZE; i++)
2967 indir[i] = (u32)(lut[i]);
2968
2969out:
2970 kfree(lut);
2971
2972 return ret;
2973}
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984static int i40e_set_rxfh(struct net_device *netdev, const u32 *indir,
2985 const u8 *key, const u8 hfunc)
2986{
2987 struct i40e_netdev_priv *np = netdev_priv(netdev);
2988 struct i40e_vsi *vsi = np->vsi;
2989 struct i40e_pf *pf = vsi->back;
2990 u8 *seed = NULL;
2991 u16 i;
2992
2993 if (hfunc != ETH_RSS_HASH_NO_CHANGE && hfunc != ETH_RSS_HASH_TOP)
2994 return -EOPNOTSUPP;
2995
2996 if (key) {
2997 if (!vsi->rss_hkey_user) {
2998 vsi->rss_hkey_user = kzalloc(I40E_HKEY_ARRAY_SIZE,
2999 GFP_KERNEL);
3000 if (!vsi->rss_hkey_user)
3001 return -ENOMEM;
3002 }
3003 memcpy(vsi->rss_hkey_user, key, I40E_HKEY_ARRAY_SIZE);
3004 seed = vsi->rss_hkey_user;
3005 }
3006 if (!vsi->rss_lut_user) {
3007 vsi->rss_lut_user = kzalloc(I40E_HLUT_ARRAY_SIZE, GFP_KERNEL);
3008 if (!vsi->rss_lut_user)
3009 return -ENOMEM;
3010 }
3011
3012
3013 if (indir)
3014 for (i = 0; i < I40E_HLUT_ARRAY_SIZE; i++)
3015 vsi->rss_lut_user[i] = (u8)(indir[i]);
3016 else
3017 i40e_fill_rss_lut(pf, vsi->rss_lut_user, I40E_HLUT_ARRAY_SIZE,
3018 vsi->rss_size);
3019
3020 return i40e_config_rss(vsi, seed, vsi->rss_lut_user,
3021 I40E_HLUT_ARRAY_SIZE);
3022}
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034static u32 i40e_get_priv_flags(struct net_device *dev)
3035{
3036 struct i40e_netdev_priv *np = netdev_priv(dev);
3037 struct i40e_vsi *vsi = np->vsi;
3038 struct i40e_pf *pf = vsi->back;
3039 u32 ret_flags = 0;
3040
3041 ret_flags |= pf->flags & I40E_FLAG_LINK_POLLING_ENABLED ?
3042 I40E_PRIV_FLAGS_LINKPOLL_FLAG : 0;
3043 ret_flags |= pf->flags & I40E_FLAG_FD_ATR_ENABLED ?
3044 I40E_PRIV_FLAGS_FD_ATR : 0;
3045 ret_flags |= pf->flags & I40E_FLAG_VEB_STATS_ENABLED ?
3046 I40E_PRIV_FLAGS_VEB_STATS : 0;
3047 ret_flags |= pf->auto_disable_flags & I40E_FLAG_HW_ATR_EVICT_CAPABLE ?
3048 0 : I40E_PRIV_FLAGS_HW_ATR_EVICT;
3049 if (pf->hw.pf_id == 0) {
3050 ret_flags |= pf->flags & I40E_FLAG_TRUE_PROMISC_SUPPORT ?
3051 I40E_PRIV_FLAGS_TRUE_PROMISC_SUPPORT : 0;
3052 }
3053
3054 return ret_flags;
3055}
3056
3057
3058
3059
3060
3061
3062static int i40e_set_priv_flags(struct net_device *dev, u32 flags)
3063{
3064 struct i40e_netdev_priv *np = netdev_priv(dev);
3065 struct i40e_vsi *vsi = np->vsi;
3066 struct i40e_pf *pf = vsi->back;
3067 u16 sw_flags = 0, valid_flags = 0;
3068 bool reset_required = false;
3069 bool promisc_change = false;
3070 int ret;
3071
3072
3073
3074 if (flags & I40E_PRIV_FLAGS_LINKPOLL_FLAG)
3075 pf->flags |= I40E_FLAG_LINK_POLLING_ENABLED;
3076 else
3077 pf->flags &= ~I40E_FLAG_LINK_POLLING_ENABLED;
3078
3079
3080
3081
3082
3083 if (flags & I40E_PRIV_FLAGS_FD_ATR) {
3084 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
3085 } else {
3086 pf->flags &= ~I40E_FLAG_FD_ATR_ENABLED;
3087 pf->auto_disable_flags |= I40E_FLAG_FD_ATR_ENABLED;
3088
3089
3090 set_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state);
3091 }
3092
3093 if ((flags & I40E_PRIV_FLAGS_VEB_STATS) &&
3094 !(pf->flags & I40E_FLAG_VEB_STATS_ENABLED)) {
3095 pf->flags |= I40E_FLAG_VEB_STATS_ENABLED;
3096 reset_required = true;
3097 } else if (!(flags & I40E_PRIV_FLAGS_VEB_STATS) &&
3098 (pf->flags & I40E_FLAG_VEB_STATS_ENABLED)) {
3099 pf->flags &= ~I40E_FLAG_VEB_STATS_ENABLED;
3100 reset_required = true;
3101 }
3102
3103 if (pf->hw.pf_id == 0) {
3104 if ((flags & I40E_PRIV_FLAGS_TRUE_PROMISC_SUPPORT) &&
3105 !(pf->flags & I40E_FLAG_TRUE_PROMISC_SUPPORT)) {
3106 pf->flags |= I40E_FLAG_TRUE_PROMISC_SUPPORT;
3107 promisc_change = true;
3108 } else if (!(flags & I40E_PRIV_FLAGS_TRUE_PROMISC_SUPPORT) &&
3109 (pf->flags & I40E_FLAG_TRUE_PROMISC_SUPPORT)) {
3110 pf->flags &= ~I40E_FLAG_TRUE_PROMISC_SUPPORT;
3111 promisc_change = true;
3112 }
3113 }
3114 if (promisc_change) {
3115 if (!(pf->flags & I40E_FLAG_TRUE_PROMISC_SUPPORT))
3116 sw_flags = I40E_AQ_SET_SWITCH_CFG_PROMISC;
3117 valid_flags = I40E_AQ_SET_SWITCH_CFG_PROMISC;
3118 ret = i40e_aq_set_switch_config(&pf->hw, sw_flags, valid_flags,
3119 NULL);
3120 if (ret && pf->hw.aq.asq_last_status != I40E_AQ_RC_ESRCH) {
3121 dev_info(&pf->pdev->dev,
3122 "couldn't set switch config bits, err %s aq_err %s\n",
3123 i40e_stat_str(&pf->hw, ret),
3124 i40e_aq_str(&pf->hw,
3125 pf->hw.aq.asq_last_status));
3126
3127 }
3128 }
3129
3130 if ((flags & I40E_PRIV_FLAGS_HW_ATR_EVICT) &&
3131 (pf->flags & I40E_FLAG_HW_ATR_EVICT_CAPABLE))
3132 pf->auto_disable_flags &= ~I40E_FLAG_HW_ATR_EVICT_CAPABLE;
3133 else
3134 pf->auto_disable_flags |= I40E_FLAG_HW_ATR_EVICT_CAPABLE;
3135
3136
3137 if (reset_required)
3138 i40e_do_reset(pf, BIT(__I40E_PF_RESET_REQUESTED));
3139
3140 return 0;
3141}
3142
3143static const struct ethtool_ops i40e_ethtool_ops = {
3144 .get_settings = i40e_get_settings,
3145 .set_settings = i40e_set_settings,
3146 .get_drvinfo = i40e_get_drvinfo,
3147 .get_regs_len = i40e_get_regs_len,
3148 .get_regs = i40e_get_regs,
3149 .nway_reset = i40e_nway_reset,
3150 .get_link = ethtool_op_get_link,
3151 .get_wol = i40e_get_wol,
3152 .set_wol = i40e_set_wol,
3153 .set_eeprom = i40e_set_eeprom,
3154 .get_eeprom_len = i40e_get_eeprom_len,
3155 .get_eeprom = i40e_get_eeprom,
3156 .get_ringparam = i40e_get_ringparam,
3157 .set_ringparam = i40e_set_ringparam,
3158 .get_pauseparam = i40e_get_pauseparam,
3159 .set_pauseparam = i40e_set_pauseparam,
3160 .get_msglevel = i40e_get_msglevel,
3161 .set_msglevel = i40e_set_msglevel,
3162 .get_rxnfc = i40e_get_rxnfc,
3163 .set_rxnfc = i40e_set_rxnfc,
3164 .self_test = i40e_diag_test,
3165 .get_strings = i40e_get_strings,
3166 .set_phys_id = i40e_set_phys_id,
3167 .get_sset_count = i40e_get_sset_count,
3168 .get_ethtool_stats = i40e_get_ethtool_stats,
3169 .get_coalesce = i40e_get_coalesce,
3170 .set_coalesce = i40e_set_coalesce,
3171 .get_rxfh_key_size = i40e_get_rxfh_key_size,
3172 .get_rxfh_indir_size = i40e_get_rxfh_indir_size,
3173 .get_rxfh = i40e_get_rxfh,
3174 .set_rxfh = i40e_set_rxfh,
3175 .get_channels = i40e_get_channels,
3176 .set_channels = i40e_set_channels,
3177 .get_ts_info = i40e_get_ts_info,
3178 .get_priv_flags = i40e_get_priv_flags,
3179 .set_priv_flags = i40e_set_priv_flags,
3180 .get_per_queue_coalesce = i40e_get_per_queue_coalesce,
3181 .set_per_queue_coalesce = i40e_set_per_queue_coalesce,
3182};
3183
3184void i40e_set_ethtool_ops(struct net_device *netdev)
3185{
3186 netdev->ethtool_ops = &i40e_ethtool_ops;
3187}
3188
