1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
26
27#include <linux/module.h>
28#include <linux/kernel.h>
29#include <linux/pci.h>
30#include <linux/pci-aspm.h>
31#include <linux/netdevice.h>
32#include <linux/etherdevice.h>
33#include <linux/ethtool.h>
34#include <linux/mii.h>
35#include <linux/crc32.h>
36#include <linux/delay.h>
37#include <linux/spinlock.h>
38#include <linux/in.h>
39#include <linux/ip.h>
40#include <linux/ipv6.h>
41#include <linux/tcp.h>
42#include <linux/udp.h>
43#include <linux/if_vlan.h>
44#include <linux/slab.h>
45#include <net/ip6_checksum.h>
46#include "jme.h"
47
48static int force_pseudohp = -1;
49static int no_pseudohp = -1;
50static int no_extplug = -1;
51module_param(force_pseudohp, int, 0);
52MODULE_PARM_DESC(force_pseudohp,
53 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
54module_param(no_pseudohp, int, 0);
55MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
56module_param(no_extplug, int, 0);
57MODULE_PARM_DESC(no_extplug,
58 "Do not use external plug signal for pseudo hot-plug.");
59
60static int
61jme_mdio_read(struct net_device *netdev, int phy, int reg)
62{
63 struct jme_adapter *jme = netdev_priv(netdev);
64 int i, val, again = (reg == MII_BMSR) ? 1 : 0;
65
66read_again:
67 jwrite32(jme, JME_SMI, SMI_OP_REQ |
68 smi_phy_addr(phy) |
69 smi_reg_addr(reg));
70
71 wmb();
72 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
73 udelay(20);
74 val = jread32(jme, JME_SMI);
75 if ((val & SMI_OP_REQ) == 0)
76 break;
77 }
78
79 if (i == 0) {
80 pr_err("phy(%d) read timeout : %d\n", phy, reg);
81 return 0;
82 }
83
84 if (again--)
85 goto read_again;
86
87 return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
88}
89
90static void
91jme_mdio_write(struct net_device *netdev,
92 int phy, int reg, int val)
93{
94 struct jme_adapter *jme = netdev_priv(netdev);
95 int i;
96
97 jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
98 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
99 smi_phy_addr(phy) | smi_reg_addr(reg));
100
101 wmb();
102 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
103 udelay(20);
104 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
105 break;
106 }
107
108 if (i == 0)
109 pr_err("phy(%d) write timeout : %d\n", phy, reg);
110}
111
112static inline void
113jme_reset_phy_processor(struct jme_adapter *jme)
114{
115 u32 val;
116
117 jme_mdio_write(jme->dev,
118 jme->mii_if.phy_id,
119 MII_ADVERTISE, ADVERTISE_ALL |
120 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
121
122 if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
123 jme_mdio_write(jme->dev,
124 jme->mii_if.phy_id,
125 MII_CTRL1000,
126 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
127
128 val = jme_mdio_read(jme->dev,
129 jme->mii_if.phy_id,
130 MII_BMCR);
131
132 jme_mdio_write(jme->dev,
133 jme->mii_if.phy_id,
134 MII_BMCR, val | BMCR_RESET);
135}
136
137static void
138jme_setup_wakeup_frame(struct jme_adapter *jme,
139 const u32 *mask, u32 crc, int fnr)
140{
141 int i;
142
143
144
145
146 jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
147 wmb();
148 jwrite32(jme, JME_WFODP, crc);
149 wmb();
150
151
152
153
154 for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
155 jwrite32(jme, JME_WFOI,
156 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
157 (fnr & WFOI_FRAME_SEL));
158 wmb();
159 jwrite32(jme, JME_WFODP, mask[i]);
160 wmb();
161 }
162}
163
164static inline void
165jme_mac_rxclk_off(struct jme_adapter *jme)
166{
167 jme->reg_gpreg1 |= GPREG1_RXCLKOFF;
168 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
169}
170
171static inline void
172jme_mac_rxclk_on(struct jme_adapter *jme)
173{
174 jme->reg_gpreg1 &= ~GPREG1_RXCLKOFF;
175 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
176}
177
178static inline void
179jme_mac_txclk_off(struct jme_adapter *jme)
180{
181 jme->reg_ghc &= ~(GHC_TO_CLK_SRC | GHC_TXMAC_CLK_SRC);
182 jwrite32f(jme, JME_GHC, jme->reg_ghc);
183}
184
185static inline void
186jme_mac_txclk_on(struct jme_adapter *jme)
187{
188 u32 speed = jme->reg_ghc & GHC_SPEED;
189 if (speed == GHC_SPEED_1000M)
190 jme->reg_ghc |= GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY;
191 else
192 jme->reg_ghc |= GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
193 jwrite32f(jme, JME_GHC, jme->reg_ghc);
194}
195
196static inline void
197jme_reset_ghc_speed(struct jme_adapter *jme)
198{
199 jme->reg_ghc &= ~(GHC_SPEED | GHC_DPX);
200 jwrite32f(jme, JME_GHC, jme->reg_ghc);
201}
202
203static inline void
204jme_reset_250A2_workaround(struct jme_adapter *jme)
205{
206 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
207 GPREG1_RSSPATCH);
208 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
209}
210
211static inline void
212jme_assert_ghc_reset(struct jme_adapter *jme)
213{
214 jme->reg_ghc |= GHC_SWRST;
215 jwrite32f(jme, JME_GHC, jme->reg_ghc);
216}
217
218static inline void
219jme_clear_ghc_reset(struct jme_adapter *jme)
220{
221 jme->reg_ghc &= ~GHC_SWRST;
222 jwrite32f(jme, JME_GHC, jme->reg_ghc);
223}
224
225static void
226jme_reset_mac_processor(struct jme_adapter *jme)
227{
228 static const u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
229 u32 crc = 0xCDCDCDCD;
230 u32 gpreg0;
231 int i;
232
233 jme_reset_ghc_speed(jme);
234 jme_reset_250A2_workaround(jme);
235
236 jme_mac_rxclk_on(jme);
237 jme_mac_txclk_on(jme);
238 udelay(1);
239 jme_assert_ghc_reset(jme);
240 udelay(1);
241 jme_mac_rxclk_off(jme);
242 jme_mac_txclk_off(jme);
243 udelay(1);
244 jme_clear_ghc_reset(jme);
245 udelay(1);
246 jme_mac_rxclk_on(jme);
247 jme_mac_txclk_on(jme);
248 udelay(1);
249 jme_mac_rxclk_off(jme);
250 jme_mac_txclk_off(jme);
251
252 jwrite32(jme, JME_RXDBA_LO, 0x00000000);
253 jwrite32(jme, JME_RXDBA_HI, 0x00000000);
254 jwrite32(jme, JME_RXQDC, 0x00000000);
255 jwrite32(jme, JME_RXNDA, 0x00000000);
256 jwrite32(jme, JME_TXDBA_LO, 0x00000000);
257 jwrite32(jme, JME_TXDBA_HI, 0x00000000);
258 jwrite32(jme, JME_TXQDC, 0x00000000);
259 jwrite32(jme, JME_TXNDA, 0x00000000);
260
261 jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
262 jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
263 for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
264 jme_setup_wakeup_frame(jme, mask, crc, i);
265 if (jme->fpgaver)
266 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
267 else
268 gpreg0 = GPREG0_DEFAULT;
269 jwrite32(jme, JME_GPREG0, gpreg0);
270}
271
272static inline void
273jme_clear_pm_enable_wol(struct jme_adapter *jme)
274{
275 jwrite32(jme, JME_PMCS, PMCS_STMASK | jme->reg_pmcs);
276}
277
278static inline void
279jme_clear_pm_disable_wol(struct jme_adapter *jme)
280{
281 jwrite32(jme, JME_PMCS, PMCS_STMASK);
282}
283
284static int
285jme_reload_eeprom(struct jme_adapter *jme)
286{
287 u32 val;
288 int i;
289
290 val = jread32(jme, JME_SMBCSR);
291
292 if (val & SMBCSR_EEPROMD) {
293 val |= SMBCSR_CNACK;
294 jwrite32(jme, JME_SMBCSR, val);
295 val |= SMBCSR_RELOAD;
296 jwrite32(jme, JME_SMBCSR, val);
297 mdelay(12);
298
299 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
300 mdelay(1);
301 if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
302 break;
303 }
304
305 if (i == 0) {
306 pr_err("eeprom reload timeout\n");
307 return -EIO;
308 }
309 }
310
311 return 0;
312}
313
314static void
315jme_load_macaddr(struct net_device *netdev)
316{
317 struct jme_adapter *jme = netdev_priv(netdev);
318 unsigned char macaddr[ETH_ALEN];
319 u32 val;
320
321 spin_lock_bh(&jme->macaddr_lock);
322 val = jread32(jme, JME_RXUMA_LO);
323 macaddr[0] = (val >> 0) & 0xFF;
324 macaddr[1] = (val >> 8) & 0xFF;
325 macaddr[2] = (val >> 16) & 0xFF;
326 macaddr[3] = (val >> 24) & 0xFF;
327 val = jread32(jme, JME_RXUMA_HI);
328 macaddr[4] = (val >> 0) & 0xFF;
329 macaddr[5] = (val >> 8) & 0xFF;
330 memcpy(netdev->dev_addr, macaddr, ETH_ALEN);
331 spin_unlock_bh(&jme->macaddr_lock);
332}
333
334static inline void
335jme_set_rx_pcc(struct jme_adapter *jme, int p)
336{
337 switch (p) {
338 case PCC_OFF:
339 jwrite32(jme, JME_PCCRX0,
340 ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
341 ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
342 break;
343 case PCC_P1:
344 jwrite32(jme, JME_PCCRX0,
345 ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
346 ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
347 break;
348 case PCC_P2:
349 jwrite32(jme, JME_PCCRX0,
350 ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
351 ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
352 break;
353 case PCC_P3:
354 jwrite32(jme, JME_PCCRX0,
355 ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
356 ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
357 break;
358 default:
359 break;
360 }
361 wmb();
362
363 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
364 netif_info(jme, rx_status, jme->dev, "Switched to PCC_P%d\n", p);
365}
366
367static void
368jme_start_irq(struct jme_adapter *jme)
369{
370 register struct dynpcc_info *dpi = &(jme->dpi);
371
372 jme_set_rx_pcc(jme, PCC_P1);
373 dpi->cur = PCC_P1;
374 dpi->attempt = PCC_P1;
375 dpi->cnt = 0;
376
377 jwrite32(jme, JME_PCCTX,
378 ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
379 ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
380 PCCTXQ0_EN
381 );
382
383
384
385
386 jwrite32(jme, JME_IENS, INTR_ENABLE);
387}
388
389static inline void
390jme_stop_irq(struct jme_adapter *jme)
391{
392
393
394
395 jwrite32f(jme, JME_IENC, INTR_ENABLE);
396}
397
398static u32
399jme_linkstat_from_phy(struct jme_adapter *jme)
400{
401 u32 phylink, bmsr;
402
403 phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
404 bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
405 if (bmsr & BMSR_ANCOMP)
406 phylink |= PHY_LINK_AUTONEG_COMPLETE;
407
408 return phylink;
409}
410
411static inline void
412jme_set_phyfifo_5level(struct jme_adapter *jme)
413{
414 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
415}
416
417static inline void
418jme_set_phyfifo_8level(struct jme_adapter *jme)
419{
420 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
421}
422
423static int
424jme_check_link(struct net_device *netdev, int testonly)
425{
426 struct jme_adapter *jme = netdev_priv(netdev);
427 u32 phylink, cnt = JME_SPDRSV_TIMEOUT, bmcr;
428 char linkmsg[64];
429 int rc = 0;
430
431 linkmsg[0] = '\0';
432
433 if (jme->fpgaver)
434 phylink = jme_linkstat_from_phy(jme);
435 else
436 phylink = jread32(jme, JME_PHY_LINK);
437
438 if (phylink & PHY_LINK_UP) {
439 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
440
441
442
443
444 phylink = PHY_LINK_UP;
445
446 bmcr = jme_mdio_read(jme->dev,
447 jme->mii_if.phy_id,
448 MII_BMCR);
449
450 phylink |= ((bmcr & BMCR_SPEED1000) &&
451 (bmcr & BMCR_SPEED100) == 0) ?
452 PHY_LINK_SPEED_1000M :
453 (bmcr & BMCR_SPEED100) ?
454 PHY_LINK_SPEED_100M :
455 PHY_LINK_SPEED_10M;
456
457 phylink |= (bmcr & BMCR_FULLDPLX) ?
458 PHY_LINK_DUPLEX : 0;
459
460 strcat(linkmsg, "Forced: ");
461 } else {
462
463
464
465 while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
466 --cnt) {
467
468 udelay(1);
469
470 if (jme->fpgaver)
471 phylink = jme_linkstat_from_phy(jme);
472 else
473 phylink = jread32(jme, JME_PHY_LINK);
474 }
475 if (!cnt)
476 pr_err("Waiting speed resolve timeout\n");
477
478 strcat(linkmsg, "ANed: ");
479 }
480
481 if (jme->phylink == phylink) {
482 rc = 1;
483 goto out;
484 }
485 if (testonly)
486 goto out;
487
488 jme->phylink = phylink;
489
490
491
492
493
494 switch (phylink & PHY_LINK_SPEED_MASK) {
495 case PHY_LINK_SPEED_10M:
496 jme->reg_ghc |= GHC_SPEED_10M;
497 strcat(linkmsg, "10 Mbps, ");
498 break;
499 case PHY_LINK_SPEED_100M:
500 jme->reg_ghc |= GHC_SPEED_100M;
501 strcat(linkmsg, "100 Mbps, ");
502 break;
503 case PHY_LINK_SPEED_1000M:
504 jme->reg_ghc |= GHC_SPEED_1000M;
505 strcat(linkmsg, "1000 Mbps, ");
506 break;
507 default:
508 break;
509 }
510
511 if (phylink & PHY_LINK_DUPLEX) {
512 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
513 jwrite32(jme, JME_TXTRHD, TXTRHD_FULLDUPLEX);
514 jme->reg_ghc |= GHC_DPX;
515 } else {
516 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
517 TXMCS_BACKOFF |
518 TXMCS_CARRIERSENSE |
519 TXMCS_COLLISION);
520 jwrite32(jme, JME_TXTRHD, TXTRHD_HALFDUPLEX);
521 }
522
523 jwrite32(jme, JME_GHC, jme->reg_ghc);
524
525 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
526 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
527 GPREG1_RSSPATCH);
528 if (!(phylink & PHY_LINK_DUPLEX))
529 jme->reg_gpreg1 |= GPREG1_HALFMODEPATCH;
530 switch (phylink & PHY_LINK_SPEED_MASK) {
531 case PHY_LINK_SPEED_10M:
532 jme_set_phyfifo_8level(jme);
533 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
534 break;
535 case PHY_LINK_SPEED_100M:
536 jme_set_phyfifo_5level(jme);
537 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
538 break;
539 case PHY_LINK_SPEED_1000M:
540 jme_set_phyfifo_8level(jme);
541 break;
542 default:
543 break;
544 }
545 }
546 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
547
548 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
549 "Full-Duplex, " :
550 "Half-Duplex, ");
551 strcat(linkmsg, (phylink & PHY_LINK_MDI_STAT) ?
552 "MDI-X" :
553 "MDI");
554 netif_info(jme, link, jme->dev, "Link is up at %s\n", linkmsg);
555 netif_carrier_on(netdev);
556 } else {
557 if (testonly)
558 goto out;
559
560 netif_info(jme, link, jme->dev, "Link is down\n");
561 jme->phylink = 0;
562 netif_carrier_off(netdev);
563 }
564
565out:
566 return rc;
567}
568
569static int
570jme_setup_tx_resources(struct jme_adapter *jme)
571{
572 struct jme_ring *txring = &(jme->txring[0]);
573
574 txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
575 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
576 &(txring->dmaalloc),
577 GFP_ATOMIC);
578
579 if (!txring->alloc)
580 goto err_set_null;
581
582
583
584
585 txring->desc = (void *)ALIGN((unsigned long)(txring->alloc),
586 RING_DESC_ALIGN);
587 txring->dma = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
588 txring->next_to_use = 0;
589 atomic_set(&txring->next_to_clean, 0);
590 atomic_set(&txring->nr_free, jme->tx_ring_size);
591
592 txring->bufinf = kzalloc(sizeof(struct jme_buffer_info) *
593 jme->tx_ring_size, GFP_ATOMIC);
594 if (unlikely(!(txring->bufinf)))
595 goto err_free_txring;
596
597
598
599
600 memset(txring->alloc, 0, TX_RING_ALLOC_SIZE(jme->tx_ring_size));
601
602 return 0;
603
604err_free_txring:
605 dma_free_coherent(&(jme->pdev->dev),
606 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
607 txring->alloc,
608 txring->dmaalloc);
609
610err_set_null:
611 txring->desc = NULL;
612 txring->dmaalloc = 0;
613 txring->dma = 0;
614 txring->bufinf = NULL;
615
616 return -ENOMEM;
617}
618
619static void
620jme_free_tx_resources(struct jme_adapter *jme)
621{
622 int i;
623 struct jme_ring *txring = &(jme->txring[0]);
624 struct jme_buffer_info *txbi;
625
626 if (txring->alloc) {
627 if (txring->bufinf) {
628 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
629 txbi = txring->bufinf + i;
630 if (txbi->skb) {
631 dev_kfree_skb(txbi->skb);
632 txbi->skb = NULL;
633 }
634 txbi->mapping = 0;
635 txbi->len = 0;
636 txbi->nr_desc = 0;
637 txbi->start_xmit = 0;
638 }
639 kfree(txring->bufinf);
640 }
641
642 dma_free_coherent(&(jme->pdev->dev),
643 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
644 txring->alloc,
645 txring->dmaalloc);
646
647 txring->alloc = NULL;
648 txring->desc = NULL;
649 txring->dmaalloc = 0;
650 txring->dma = 0;
651 txring->bufinf = NULL;
652 }
653 txring->next_to_use = 0;
654 atomic_set(&txring->next_to_clean, 0);
655 atomic_set(&txring->nr_free, 0);
656}
657
658static inline void
659jme_enable_tx_engine(struct jme_adapter *jme)
660{
661
662
663
664 jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
665 wmb();
666
667
668
669
670 jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
671 jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
672 jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
673
674
675
676
677 jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
678
679
680
681
682 wmb();
683 jwrite32f(jme, JME_TXCS, jme->reg_txcs |
684 TXCS_SELECT_QUEUE0 |
685 TXCS_ENABLE);
686
687
688
689
690 jme_mac_txclk_on(jme);
691}
692
693static inline void
694jme_restart_tx_engine(struct jme_adapter *jme)
695{
696
697
698
699 jwrite32(jme, JME_TXCS, jme->reg_txcs |
700 TXCS_SELECT_QUEUE0 |
701 TXCS_ENABLE);
702}
703
704static inline void
705jme_disable_tx_engine(struct jme_adapter *jme)
706{
707 int i;
708 u32 val;
709
710
711
712
713 jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
714 wmb();
715
716 val = jread32(jme, JME_TXCS);
717 for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
718 mdelay(1);
719 val = jread32(jme, JME_TXCS);
720 rmb();
721 }
722
723 if (!i)
724 pr_err("Disable TX engine timeout\n");
725
726
727
728
729 jme_mac_txclk_off(jme);
730}
731
732static void
733jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
734{
735 struct jme_ring *rxring = &(jme->rxring[0]);
736 register struct rxdesc *rxdesc = rxring->desc;
737 struct jme_buffer_info *rxbi = rxring->bufinf;
738 rxdesc += i;
739 rxbi += i;
740
741 rxdesc->dw[0] = 0;
742 rxdesc->dw[1] = 0;
743 rxdesc->desc1.bufaddrh = cpu_to_le32((__u64)rxbi->mapping >> 32);
744 rxdesc->desc1.bufaddrl = cpu_to_le32(
745 (__u64)rxbi->mapping & 0xFFFFFFFFUL);
746 rxdesc->desc1.datalen = cpu_to_le16(rxbi->len);
747 if (jme->dev->features & NETIF_F_HIGHDMA)
748 rxdesc->desc1.flags = RXFLAG_64BIT;
749 wmb();
750 rxdesc->desc1.flags |= RXFLAG_OWN | RXFLAG_INT;
751}
752
753static int
754jme_make_new_rx_buf(struct jme_adapter *jme, int i)
755{
756 struct jme_ring *rxring = &(jme->rxring[0]);
757 struct jme_buffer_info *rxbi = rxring->bufinf + i;
758 struct sk_buff *skb;
759 dma_addr_t mapping;
760
761 skb = netdev_alloc_skb(jme->dev,
762 jme->dev->mtu + RX_EXTRA_LEN);
763 if (unlikely(!skb))
764 return -ENOMEM;
765
766 mapping = pci_map_page(jme->pdev, virt_to_page(skb->data),
767 offset_in_page(skb->data), skb_tailroom(skb),
768 PCI_DMA_FROMDEVICE);
769 if (unlikely(pci_dma_mapping_error(jme->pdev, mapping))) {
770 dev_kfree_skb(skb);
771 return -ENOMEM;
772 }
773
774 if (likely(rxbi->mapping))
775 pci_unmap_page(jme->pdev, rxbi->mapping,
776 rxbi->len, PCI_DMA_FROMDEVICE);
777
778 rxbi->skb = skb;
779 rxbi->len = skb_tailroom(skb);
780 rxbi->mapping = mapping;
781 return 0;
782}
783
784static void
785jme_free_rx_buf(struct jme_adapter *jme, int i)
786{
787 struct jme_ring *rxring = &(jme->rxring[0]);
788 struct jme_buffer_info *rxbi = rxring->bufinf;
789 rxbi += i;
790
791 if (rxbi->skb) {
792 pci_unmap_page(jme->pdev,
793 rxbi->mapping,
794 rxbi->len,
795 PCI_DMA_FROMDEVICE);
796 dev_kfree_skb(rxbi->skb);
797 rxbi->skb = NULL;
798 rxbi->mapping = 0;
799 rxbi->len = 0;
800 }
801}
802
803static void
804jme_free_rx_resources(struct jme_adapter *jme)
805{
806 int i;
807 struct jme_ring *rxring = &(jme->rxring[0]);
808
809 if (rxring->alloc) {
810 if (rxring->bufinf) {
811 for (i = 0 ; i < jme->rx_ring_size ; ++i)
812 jme_free_rx_buf(jme, i);
813 kfree(rxring->bufinf);
814 }
815
816 dma_free_coherent(&(jme->pdev->dev),
817 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
818 rxring->alloc,
819 rxring->dmaalloc);
820 rxring->alloc = NULL;
821 rxring->desc = NULL;
822 rxring->dmaalloc = 0;
823 rxring->dma = 0;
824 rxring->bufinf = NULL;
825 }
826 rxring->next_to_use = 0;
827 atomic_set(&rxring->next_to_clean, 0);
828}
829
830static int
831jme_setup_rx_resources(struct jme_adapter *jme)
832{
833 int i;
834 struct jme_ring *rxring = &(jme->rxring[0]);
835
836 rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
837 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
838 &(rxring->dmaalloc),
839 GFP_ATOMIC);
840 if (!rxring->alloc)
841 goto err_set_null;
842
843
844
845
846 rxring->desc = (void *)ALIGN((unsigned long)(rxring->alloc),
847 RING_DESC_ALIGN);
848 rxring->dma = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
849 rxring->next_to_use = 0;
850 atomic_set(&rxring->next_to_clean, 0);
851
852 rxring->bufinf = kzalloc(sizeof(struct jme_buffer_info) *
853 jme->rx_ring_size, GFP_ATOMIC);
854 if (unlikely(!(rxring->bufinf)))
855 goto err_free_rxring;
856
857
858
859
860 for (i = 0 ; i < jme->rx_ring_size ; ++i) {
861 if (unlikely(jme_make_new_rx_buf(jme, i))) {
862 jme_free_rx_resources(jme);
863 return -ENOMEM;
864 }
865
866 jme_set_clean_rxdesc(jme, i);
867 }
868
869 return 0;
870
871err_free_rxring:
872 dma_free_coherent(&(jme->pdev->dev),
873 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
874 rxring->alloc,
875 rxring->dmaalloc);
876err_set_null:
877 rxring->desc = NULL;
878 rxring->dmaalloc = 0;
879 rxring->dma = 0;
880 rxring->bufinf = NULL;
881
882 return -ENOMEM;
883}
884
885static inline void
886jme_enable_rx_engine(struct jme_adapter *jme)
887{
888
889
890
891 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
892 RXCS_QUEUESEL_Q0);
893 wmb();
894
895
896
897
898 jwrite32(jme, JME_RXDBA_LO, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
899 jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
900 jwrite32(jme, JME_RXNDA, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
901
902
903
904
905 jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
906
907
908
909
910 jme_set_unicastaddr(jme->dev);
911 jme_set_multi(jme->dev);
912
913
914
915
916 wmb();
917 jwrite32f(jme, JME_RXCS, jme->reg_rxcs |
918 RXCS_QUEUESEL_Q0 |
919 RXCS_ENABLE |
920 RXCS_QST);
921
922
923
924
925 jme_mac_rxclk_on(jme);
926}
927
928static inline void
929jme_restart_rx_engine(struct jme_adapter *jme)
930{
931
932
933
934 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
935 RXCS_QUEUESEL_Q0 |
936 RXCS_ENABLE |
937 RXCS_QST);
938}
939
940static inline void
941jme_disable_rx_engine(struct jme_adapter *jme)
942{
943 int i;
944 u32 val;
945
946
947
948
949 jwrite32(jme, JME_RXCS, jme->reg_rxcs);
950 wmb();
951
952 val = jread32(jme, JME_RXCS);
953 for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
954 mdelay(1);
955 val = jread32(jme, JME_RXCS);
956 rmb();
957 }
958
959 if (!i)
960 pr_err("Disable RX engine timeout\n");
961
962
963
964
965 jme_mac_rxclk_off(jme);
966}
967
968static u16
969jme_udpsum(struct sk_buff *skb)
970{
971 u16 csum = 0xFFFFu;
972
973 if (skb->len < (ETH_HLEN + sizeof(struct iphdr)))
974 return csum;
975 if (skb->protocol != htons(ETH_P_IP))
976 return csum;
977 skb_set_network_header(skb, ETH_HLEN);
978 if ((ip_hdr(skb)->protocol != IPPROTO_UDP) ||
979 (skb->len < (ETH_HLEN +
980 (ip_hdr(skb)->ihl << 2) +
981 sizeof(struct udphdr)))) {
982 skb_reset_network_header(skb);
983 return csum;
984 }
985 skb_set_transport_header(skb,
986 ETH_HLEN + (ip_hdr(skb)->ihl << 2));
987 csum = udp_hdr(skb)->check;
988 skb_reset_transport_header(skb);
989 skb_reset_network_header(skb);
990
991 return csum;
992}
993
994static int
995jme_rxsum_ok(struct jme_adapter *jme, u16 flags, struct sk_buff *skb)
996{
997 if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
998 return false;
999
1000 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_TCPON | RXWBFLAG_TCPCS))
1001 == RXWBFLAG_TCPON)) {
1002 if (flags & RXWBFLAG_IPV4)
1003 netif_err(jme, rx_err, jme->dev, "TCP Checksum error\n");
1004 return false;
1005 }
1006
1007 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_UDPON | RXWBFLAG_UDPCS))
1008 == RXWBFLAG_UDPON) && jme_udpsum(skb)) {
1009 if (flags & RXWBFLAG_IPV4)
1010 netif_err(jme, rx_err, jme->dev, "UDP Checksum error\n");
1011 return false;
1012 }
1013
1014 if (unlikely((flags & (RXWBFLAG_IPV4 | RXWBFLAG_IPCS))
1015 == RXWBFLAG_IPV4)) {
1016 netif_err(jme, rx_err, jme->dev, "IPv4 Checksum error\n");
1017 return false;
1018 }
1019
1020 return true;
1021}
1022
1023static void
1024jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
1025{
1026 struct jme_ring *rxring = &(jme->rxring[0]);
1027 struct rxdesc *rxdesc = rxring->desc;
1028 struct jme_buffer_info *rxbi = rxring->bufinf;
1029 struct sk_buff *skb;
1030 int framesize;
1031
1032 rxdesc += idx;
1033 rxbi += idx;
1034
1035 skb = rxbi->skb;
1036 pci_dma_sync_single_for_cpu(jme->pdev,
1037 rxbi->mapping,
1038 rxbi->len,
1039 PCI_DMA_FROMDEVICE);
1040
1041 if (unlikely(jme_make_new_rx_buf(jme, idx))) {
1042 pci_dma_sync_single_for_device(jme->pdev,
1043 rxbi->mapping,
1044 rxbi->len,
1045 PCI_DMA_FROMDEVICE);
1046
1047 ++(NET_STAT(jme).rx_dropped);
1048 } else {
1049 framesize = le16_to_cpu(rxdesc->descwb.framesize)
1050 - RX_PREPAD_SIZE;
1051
1052 skb_reserve(skb, RX_PREPAD_SIZE);
1053 skb_put(skb, framesize);
1054 skb->protocol = eth_type_trans(skb, jme->dev);
1055
1056 if (jme_rxsum_ok(jme, le16_to_cpu(rxdesc->descwb.flags), skb))
1057 skb->ip_summed = CHECKSUM_UNNECESSARY;
1058 else
1059 skb_checksum_none_assert(skb);
1060
1061 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
1062 u16 vid = le16_to_cpu(rxdesc->descwb.vlan);
1063
1064 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vid);
1065 NET_STAT(jme).rx_bytes += 4;
1066 }
1067 jme->jme_rx(skb);
1068
1069 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_DEST)) ==
1070 cpu_to_le16(RXWBFLAG_DEST_MUL))
1071 ++(NET_STAT(jme).multicast);
1072
1073 NET_STAT(jme).rx_bytes += framesize;
1074 ++(NET_STAT(jme).rx_packets);
1075 }
1076
1077 jme_set_clean_rxdesc(jme, idx);
1078
1079}
1080
1081static int
1082jme_process_receive(struct jme_adapter *jme, int limit)
1083{
1084 struct jme_ring *rxring = &(jme->rxring[0]);
1085 struct rxdesc *rxdesc = rxring->desc;
1086 int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
1087
1088 if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
1089 goto out_inc;
1090
1091 if (unlikely(atomic_read(&jme->link_changing) != 1))
1092 goto out_inc;
1093
1094 if (unlikely(!netif_carrier_ok(jme->dev)))
1095 goto out_inc;
1096
1097 i = atomic_read(&rxring->next_to_clean);
1098 while (limit > 0) {
1099 rxdesc = rxring->desc;
1100 rxdesc += i;
1101
1102 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_OWN)) ||
1103 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
1104 goto out;
1105 --limit;
1106
1107 rmb();
1108 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
1109
1110 if (unlikely(desccnt > 1 ||
1111 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
1112
1113 if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
1114 ++(NET_STAT(jme).rx_crc_errors);
1115 else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
1116 ++(NET_STAT(jme).rx_fifo_errors);
1117 else
1118 ++(NET_STAT(jme).rx_errors);
1119
1120 if (desccnt > 1)
1121 limit -= desccnt - 1;
1122
1123 for (j = i, ccnt = desccnt ; ccnt-- ; ) {
1124 jme_set_clean_rxdesc(jme, j);
1125 j = (j + 1) & (mask);
1126 }
1127
1128 } else {
1129 jme_alloc_and_feed_skb(jme, i);
1130 }
1131
1132 i = (i + desccnt) & (mask);
1133 }
1134
1135out:
1136 atomic_set(&rxring->next_to_clean, i);
1137
1138out_inc:
1139 atomic_inc(&jme->rx_cleaning);
1140
1141 return limit > 0 ? limit : 0;
1142
1143}
1144
1145static void
1146jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1147{
1148 if (likely(atmp == dpi->cur)) {
1149 dpi->cnt = 0;
1150 return;
1151 }
1152
1153 if (dpi->attempt == atmp) {
1154 ++(dpi->cnt);
1155 } else {
1156 dpi->attempt = atmp;
1157 dpi->cnt = 0;
1158 }
1159
1160}
1161
1162static void
1163jme_dynamic_pcc(struct jme_adapter *jme)
1164{
1165 register struct dynpcc_info *dpi = &(jme->dpi);
1166
1167 if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
1168 jme_attempt_pcc(dpi, PCC_P3);
1169 else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD ||
1170 dpi->intr_cnt > PCC_INTR_THRESHOLD)
1171 jme_attempt_pcc(dpi, PCC_P2);
1172 else
1173 jme_attempt_pcc(dpi, PCC_P1);
1174
1175 if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1176 if (dpi->attempt < dpi->cur)
1177 tasklet_schedule(&jme->rxclean_task);
1178 jme_set_rx_pcc(jme, dpi->attempt);
1179 dpi->cur = dpi->attempt;
1180 dpi->cnt = 0;
1181 }
1182}
1183
1184static void
1185jme_start_pcc_timer(struct jme_adapter *jme)
1186{
1187 struct dynpcc_info *dpi = &(jme->dpi);
1188 dpi->last_bytes = NET_STAT(jme).rx_bytes;
1189 dpi->last_pkts = NET_STAT(jme).rx_packets;
1190 dpi->intr_cnt = 0;
1191 jwrite32(jme, JME_TMCSR,
1192 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1193}
1194
1195static inline void
1196jme_stop_pcc_timer(struct jme_adapter *jme)
1197{
1198 jwrite32(jme, JME_TMCSR, 0);
1199}
1200
1201static void
1202jme_shutdown_nic(struct jme_adapter *jme)
1203{
1204 u32 phylink;
1205
1206 phylink = jme_linkstat_from_phy(jme);
1207
1208 if (!(phylink & PHY_LINK_UP)) {
1209
1210
1211
1212 jme_stop_irq(jme);
1213 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1214 }
1215}
1216
1217static void
1218jme_pcc_tasklet(unsigned long arg)
1219{
1220 struct jme_adapter *jme = (struct jme_adapter *)arg;
1221 struct net_device *netdev = jme->dev;
1222
1223 if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1224 jme_shutdown_nic(jme);
1225 return;
1226 }
1227
1228 if (unlikely(!netif_carrier_ok(netdev) ||
1229 (atomic_read(&jme->link_changing) != 1)
1230 )) {
1231 jme_stop_pcc_timer(jme);
1232 return;
1233 }
1234
1235 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
1236 jme_dynamic_pcc(jme);
1237
1238 jme_start_pcc_timer(jme);
1239}
1240
1241static inline void
1242jme_polling_mode(struct jme_adapter *jme)
1243{
1244 jme_set_rx_pcc(jme, PCC_OFF);
1245}
1246
1247static inline void
1248jme_interrupt_mode(struct jme_adapter *jme)
1249{
1250 jme_set_rx_pcc(jme, PCC_P1);
1251}
1252
1253static inline int
1254jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1255{
1256 u32 apmc;
1257 apmc = jread32(jme, JME_APMC);
1258 return apmc & JME_APMC_PSEUDO_HP_EN;
1259}
1260
1261static void
1262jme_start_shutdown_timer(struct jme_adapter *jme)
1263{
1264 u32 apmc;
1265
1266 apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1267 apmc &= ~JME_APMC_EPIEN_CTRL;
1268 if (!no_extplug) {
1269 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1270 wmb();
1271 }
1272 jwrite32f(jme, JME_APMC, apmc);
1273
1274 jwrite32f(jme, JME_TIMER2, 0);
1275 set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1276 jwrite32(jme, JME_TMCSR,
1277 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1278}
1279
1280static void
1281jme_stop_shutdown_timer(struct jme_adapter *jme)
1282{
1283 u32 apmc;
1284
1285 jwrite32f(jme, JME_TMCSR, 0);
1286 jwrite32f(jme, JME_TIMER2, 0);
1287 clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1288
1289 apmc = jread32(jme, JME_APMC);
1290 apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1291 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1292 wmb();
1293 jwrite32f(jme, JME_APMC, apmc);
1294}
1295
1296static void
1297jme_link_change_tasklet(unsigned long arg)
1298{
1299 struct jme_adapter *jme = (struct jme_adapter *)arg;
1300 struct net_device *netdev = jme->dev;
1301 int rc;
1302
1303 while (!atomic_dec_and_test(&jme->link_changing)) {
1304 atomic_inc(&jme->link_changing);
1305 netif_info(jme, intr, jme->dev, "Get link change lock failed\n");
1306 while (atomic_read(&jme->link_changing) != 1)
1307 netif_info(jme, intr, jme->dev, "Waiting link change lock\n");
1308 }
1309
1310 if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
1311 goto out;
1312
1313 jme->old_mtu = netdev->mtu;
1314 netif_stop_queue(netdev);
1315 if (jme_pseudo_hotplug_enabled(jme))
1316 jme_stop_shutdown_timer(jme);
1317
1318 jme_stop_pcc_timer(jme);
1319 tasklet_disable(&jme->txclean_task);
1320 tasklet_disable(&jme->rxclean_task);
1321 tasklet_disable(&jme->rxempty_task);
1322
1323 if (netif_carrier_ok(netdev)) {
1324 jme_disable_rx_engine(jme);
1325 jme_disable_tx_engine(jme);
1326 jme_reset_mac_processor(jme);
1327 jme_free_rx_resources(jme);
1328 jme_free_tx_resources(jme);
1329
1330 if (test_bit(JME_FLAG_POLL, &jme->flags))
1331 jme_polling_mode(jme);
1332
1333 netif_carrier_off(netdev);
1334 }
1335
1336 jme_check_link(netdev, 0);
1337 if (netif_carrier_ok(netdev)) {
1338 rc = jme_setup_rx_resources(jme);
1339 if (rc) {
1340 pr_err("Allocating resources for RX error, Device STOPPED!\n");
1341 goto out_enable_tasklet;
1342 }
1343
1344 rc = jme_setup_tx_resources(jme);
1345 if (rc) {
1346 pr_err("Allocating resources for TX error, Device STOPPED!\n");
1347 goto err_out_free_rx_resources;
1348 }
1349
1350 jme_enable_rx_engine(jme);
1351 jme_enable_tx_engine(jme);
1352
1353 netif_start_queue(netdev);
1354
1355 if (test_bit(JME_FLAG_POLL, &jme->flags))
1356 jme_interrupt_mode(jme);
1357
1358 jme_start_pcc_timer(jme);
1359 } else if (jme_pseudo_hotplug_enabled(jme)) {
1360 jme_start_shutdown_timer(jme);
1361 }
1362
1363 goto out_enable_tasklet;
1364
1365err_out_free_rx_resources:
1366 jme_free_rx_resources(jme);
1367out_enable_tasklet:
1368 tasklet_enable(&jme->txclean_task);
1369 tasklet_enable(&jme->rxclean_task);
1370 tasklet_enable(&jme->rxempty_task);
1371out:
1372 atomic_inc(&jme->link_changing);
1373}
1374
1375static void
1376jme_rx_clean_tasklet(unsigned long arg)
1377{
1378 struct jme_adapter *jme = (struct jme_adapter *)arg;
1379 struct dynpcc_info *dpi = &(jme->dpi);
1380
1381 jme_process_receive(jme, jme->rx_ring_size);
1382 ++(dpi->intr_cnt);
1383
1384}
1385
1386static int
1387jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
1388{
1389 struct jme_adapter *jme = jme_napi_priv(holder);
1390 int rest;
1391
1392 rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
1393
1394 while (atomic_read(&jme->rx_empty) > 0) {
1395 atomic_dec(&jme->rx_empty);
1396 ++(NET_STAT(jme).rx_dropped);
1397 jme_restart_rx_engine(jme);
1398 }
1399 atomic_inc(&jme->rx_empty);
1400
1401 if (rest) {
1402 JME_RX_COMPLETE(netdev, holder);
1403 jme_interrupt_mode(jme);
1404 }
1405
1406 JME_NAPI_WEIGHT_SET(budget, rest);
1407 return JME_NAPI_WEIGHT_VAL(budget) - rest;
1408}
1409
1410static void
1411jme_rx_empty_tasklet(unsigned long arg)
1412{
1413 struct jme_adapter *jme = (struct jme_adapter *)arg;
1414
1415 if (unlikely(atomic_read(&jme->link_changing) != 1))
1416 return;
1417
1418 if (unlikely(!netif_carrier_ok(jme->dev)))
1419 return;
1420
1421 netif_info(jme, rx_status, jme->dev, "RX Queue Full!\n");
1422
1423 jme_rx_clean_tasklet(arg);
1424
1425 while (atomic_read(&jme->rx_empty) > 0) {
1426 atomic_dec(&jme->rx_empty);
1427 ++(NET_STAT(jme).rx_dropped);
1428 jme_restart_rx_engine(jme);
1429 }
1430 atomic_inc(&jme->rx_empty);
1431}
1432
1433static void
1434jme_wake_queue_if_stopped(struct jme_adapter *jme)
1435{
1436 struct jme_ring *txring = &(jme->txring[0]);
1437
1438 smp_wmb();
1439 if (unlikely(netif_queue_stopped(jme->dev) &&
1440 atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
1441 netif_info(jme, tx_done, jme->dev, "TX Queue Waked\n");
1442 netif_wake_queue(jme->dev);
1443 }
1444
1445}
1446
1447static void
1448jme_tx_clean_tasklet(unsigned long arg)
1449{
1450 struct jme_adapter *jme = (struct jme_adapter *)arg;
1451 struct jme_ring *txring = &(jme->txring[0]);
1452 struct txdesc *txdesc = txring->desc;
1453 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
1454 int i, j, cnt = 0, max, err, mask;
1455
1456 tx_dbg(jme, "Into txclean\n");
1457
1458 if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
1459 goto out;
1460
1461 if (unlikely(atomic_read(&jme->link_changing) != 1))
1462 goto out;
1463
1464 if (unlikely(!netif_carrier_ok(jme->dev)))
1465 goto out;
1466
1467 max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1468 mask = jme->tx_ring_mask;
1469
1470 for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
1471
1472 ctxbi = txbi + i;
1473
1474 if (likely(ctxbi->skb &&
1475 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
1476
1477 tx_dbg(jme, "txclean: %d+%d@%lu\n",
1478 i, ctxbi->nr_desc, jiffies);
1479
1480 err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
1481
1482 for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
1483 ttxbi = txbi + ((i + j) & (mask));
1484 txdesc[(i + j) & (mask)].dw[0] = 0;
1485
1486 pci_unmap_page(jme->pdev,
1487 ttxbi->mapping,
1488 ttxbi->len,
1489 PCI_DMA_TODEVICE);
1490
1491 ttxbi->mapping = 0;
1492 ttxbi->len = 0;
1493 }
1494
1495 dev_kfree_skb(ctxbi->skb);
1496
1497 cnt += ctxbi->nr_desc;
1498
1499 if (unlikely(err)) {
1500 ++(NET_STAT(jme).tx_carrier_errors);
1501 } else {
1502 ++(NET_STAT(jme).tx_packets);
1503 NET_STAT(jme).tx_bytes += ctxbi->len;
1504 }
1505
1506 ctxbi->skb = NULL;
1507 ctxbi->len = 0;
1508 ctxbi->start_xmit = 0;
1509
1510 } else {
1511 break;
1512 }
1513
1514 i = (i + ctxbi->nr_desc) & mask;
1515
1516 ctxbi->nr_desc = 0;
1517 }
1518
1519 tx_dbg(jme, "txclean: done %d@%lu\n", i, jiffies);
1520 atomic_set(&txring->next_to_clean, i);
1521 atomic_add(cnt, &txring->nr_free);
1522
1523 jme_wake_queue_if_stopped(jme);
1524
1525out:
1526 atomic_inc(&jme->tx_cleaning);
1527}
1528
1529static void
1530jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
1531{
1532
1533
1534
1535 jwrite32f(jme, JME_IENC, INTR_ENABLE);
1536
1537 if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
1538
1539
1540
1541
1542 jwrite32(jme, JME_IEVE, intrstat);
1543 tasklet_schedule(&jme->linkch_task);
1544 goto out_reenable;
1545 }
1546
1547 if (intrstat & INTR_TMINTR) {
1548 jwrite32(jme, JME_IEVE, INTR_TMINTR);
1549 tasklet_schedule(&jme->pcc_task);
1550 }
1551
1552 if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
1553 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
1554 tasklet_schedule(&jme->txclean_task);
1555 }
1556
1557 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1558 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1559 INTR_PCCRX0 |
1560 INTR_RX0EMP)) |
1561 INTR_RX0);
1562 }
1563
1564 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1565 if (intrstat & INTR_RX0EMP)
1566 atomic_inc(&jme->rx_empty);
1567
1568 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1569 if (likely(JME_RX_SCHEDULE_PREP(jme))) {
1570 jme_polling_mode(jme);
1571 JME_RX_SCHEDULE(jme);
1572 }
1573 }
1574 } else {
1575 if (intrstat & INTR_RX0EMP) {
1576 atomic_inc(&jme->rx_empty);
1577 tasklet_hi_schedule(&jme->rxempty_task);
1578 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1579 tasklet_hi_schedule(&jme->rxclean_task);
1580 }
1581 }
1582
1583out_reenable:
1584
1585
1586
1587 jwrite32f(jme, JME_IENS, INTR_ENABLE);
1588}
1589
1590static irqreturn_t
1591jme_intr(int irq, void *dev_id)
1592{
1593 struct net_device *netdev = dev_id;
1594 struct jme_adapter *jme = netdev_priv(netdev);
1595 u32 intrstat;
1596
1597 intrstat = jread32(jme, JME_IEVE);
1598
1599
1600
1601
1602 if (unlikely((intrstat & INTR_ENABLE) == 0))
1603 return IRQ_NONE;
1604
1605
1606
1607
1608 if (unlikely(intrstat == ~((typeof(intrstat))0)))
1609 return IRQ_NONE;
1610
1611 jme_intr_msi(jme, intrstat);
1612
1613 return IRQ_HANDLED;
1614}
1615
1616static irqreturn_t
1617jme_msi(int irq, void *dev_id)
1618{
1619 struct net_device *netdev = dev_id;
1620 struct jme_adapter *jme = netdev_priv(netdev);
1621 u32 intrstat;
1622
1623 intrstat = jread32(jme, JME_IEVE);
1624
1625 jme_intr_msi(jme, intrstat);
1626
1627 return IRQ_HANDLED;
1628}
1629
1630static void
1631jme_reset_link(struct jme_adapter *jme)
1632{
1633 jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1634}
1635
1636static void
1637jme_restart_an(struct jme_adapter *jme)
1638{
1639 u32 bmcr;
1640
1641 spin_lock_bh(&jme->phy_lock);
1642 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1643 bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1644 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1645 spin_unlock_bh(&jme->phy_lock);
1646}
1647
1648static int
1649jme_request_irq(struct jme_adapter *jme)
1650{
1651 int rc;
1652 struct net_device *netdev = jme->dev;
1653 irq_handler_t handler = jme_intr;
1654 int irq_flags = IRQF_SHARED;
1655
1656 if (!pci_enable_msi(jme->pdev)) {
1657 set_bit(JME_FLAG_MSI, &jme->flags);
1658 handler = jme_msi;
1659 irq_flags = 0;
1660 }
1661
1662 rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1663 netdev);
1664 if (rc) {
1665 netdev_err(netdev,
1666 "Unable to request %s interrupt (return: %d)\n",
1667 test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1668 rc);
1669
1670 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1671 pci_disable_msi(jme->pdev);
1672 clear_bit(JME_FLAG_MSI, &jme->flags);
1673 }
1674 } else {
1675 netdev->irq = jme->pdev->irq;
1676 }
1677
1678 return rc;
1679}
1680
1681static void
1682jme_free_irq(struct jme_adapter *jme)
1683{
1684 free_irq(jme->pdev->irq, jme->dev);
1685 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1686 pci_disable_msi(jme->pdev);
1687 clear_bit(JME_FLAG_MSI, &jme->flags);
1688 jme->dev->irq = jme->pdev->irq;
1689 }
1690}
1691
1692static inline void
1693jme_new_phy_on(struct jme_adapter *jme)
1694{
1695 u32 reg;
1696
1697 reg = jread32(jme, JME_PHY_PWR);
1698 reg &= ~(PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1699 PHY_PWR_DWN2 | PHY_PWR_CLKSEL);
1700 jwrite32(jme, JME_PHY_PWR, reg);
1701
1702 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, ®);
1703 reg &= ~PE1_GPREG0_PBG;
1704 reg |= PE1_GPREG0_ENBG;
1705 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1706}
1707
1708static inline void
1709jme_new_phy_off(struct jme_adapter *jme)
1710{
1711 u32 reg;
1712
1713 reg = jread32(jme, JME_PHY_PWR);
1714 reg |= PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1715 PHY_PWR_DWN2 | PHY_PWR_CLKSEL;
1716 jwrite32(jme, JME_PHY_PWR, reg);
1717
1718 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, ®);
1719 reg &= ~PE1_GPREG0_PBG;
1720 reg |= PE1_GPREG0_PDD3COLD;
1721 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1722}
1723
1724static inline void
1725jme_phy_on(struct jme_adapter *jme)
1726{
1727 u32 bmcr;
1728
1729 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1730 bmcr &= ~BMCR_PDOWN;
1731 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1732
1733 if (new_phy_power_ctrl(jme->chip_main_rev))
1734 jme_new_phy_on(jme);
1735}
1736
1737static inline void
1738jme_phy_off(struct jme_adapter *jme)
1739{
1740 u32 bmcr;
1741
1742 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1743 bmcr |= BMCR_PDOWN;
1744 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1745
1746 if (new_phy_power_ctrl(jme->chip_main_rev))
1747 jme_new_phy_off(jme);
1748}
1749
1750static int
1751jme_phy_specreg_read(struct jme_adapter *jme, u32 specreg)
1752{
1753 u32 phy_addr;
1754
1755 phy_addr = JM_PHY_SPEC_REG_READ | specreg;
1756 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_ADDR_REG,
1757 phy_addr);
1758 return jme_mdio_read(jme->dev, jme->mii_if.phy_id,
1759 JM_PHY_SPEC_DATA_REG);
1760}
1761
1762static void
1763jme_phy_specreg_write(struct jme_adapter *jme, u32 ext_reg, u32 phy_data)
1764{
1765 u32 phy_addr;
1766
1767 phy_addr = JM_PHY_SPEC_REG_WRITE | ext_reg;
1768 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_DATA_REG,
1769 phy_data);
1770 jme_mdio_write(jme->dev, jme->mii_if.phy_id, JM_PHY_SPEC_ADDR_REG,
1771 phy_addr);
1772}
1773
1774static int
1775jme_phy_calibration(struct jme_adapter *jme)
1776{
1777 u32 ctrl1000, phy_data;
1778
1779 jme_phy_off(jme);
1780 jme_phy_on(jme);
1781
1782 ctrl1000 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_CTRL1000);
1783 ctrl1000 &= ~PHY_GAD_TEST_MODE_MSK;
1784 ctrl1000 |= PHY_GAD_TEST_MODE_1;
1785 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_CTRL1000, ctrl1000);
1786
1787 phy_data = jme_phy_specreg_read(jme, JM_PHY_EXT_COMM_2_REG);
1788 phy_data &= ~JM_PHY_EXT_COMM_2_CALI_MODE_0;
1789 phy_data |= JM_PHY_EXT_COMM_2_CALI_LATCH |
1790 JM_PHY_EXT_COMM_2_CALI_ENABLE;
1791 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_2_REG, phy_data);
1792 msleep(20);
1793 phy_data = jme_phy_specreg_read(jme, JM_PHY_EXT_COMM_2_REG);
1794 phy_data &= ~(JM_PHY_EXT_COMM_2_CALI_ENABLE |
1795 JM_PHY_EXT_COMM_2_CALI_MODE_0 |
1796 JM_PHY_EXT_COMM_2_CALI_LATCH);
1797 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_2_REG, phy_data);
1798
1799
1800 ctrl1000 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_CTRL1000);
1801 ctrl1000 &= ~PHY_GAD_TEST_MODE_MSK;
1802 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_CTRL1000, ctrl1000);
1803 return 0;
1804}
1805
1806static int
1807jme_phy_setEA(struct jme_adapter *jme)
1808{
1809 u32 phy_comm0 = 0, phy_comm1 = 0;
1810 u8 nic_ctrl;
1811
1812 pci_read_config_byte(jme->pdev, PCI_PRIV_SHARE_NICCTRL, &nic_ctrl);
1813 if ((nic_ctrl & 0x3) == JME_FLAG_PHYEA_ENABLE)
1814 return 0;
1815
1816 switch (jme->pdev->device) {
1817 case PCI_DEVICE_ID_JMICRON_JMC250:
1818 if (((jme->chip_main_rev == 5) &&
1819 ((jme->chip_sub_rev == 0) || (jme->chip_sub_rev == 1) ||
1820 (jme->chip_sub_rev == 3))) ||
1821 (jme->chip_main_rev >= 6)) {
1822 phy_comm0 = 0x008A;
1823 phy_comm1 = 0x4109;
1824 }
1825 if ((jme->chip_main_rev == 3) &&
1826 ((jme->chip_sub_rev == 1) || (jme->chip_sub_rev == 2)))
1827 phy_comm0 = 0xE088;
1828 break;
1829 case PCI_DEVICE_ID_JMICRON_JMC260:
1830 if (((jme->chip_main_rev == 5) &&
1831 ((jme->chip_sub_rev == 0) || (jme->chip_sub_rev == 1) ||
1832 (jme->chip_sub_rev == 3))) ||
1833 (jme->chip_main_rev >= 6)) {
1834 phy_comm0 = 0x008A;
1835 phy_comm1 = 0x4109;
1836 }
1837 if ((jme->chip_main_rev == 3) &&
1838 ((jme->chip_sub_rev == 1) || (jme->chip_sub_rev == 2)))
1839 phy_comm0 = 0xE088;
1840 if ((jme->chip_main_rev == 2) && (jme->chip_sub_rev == 0))
1841 phy_comm0 = 0x608A;
1842 if ((jme->chip_main_rev == 2) && (jme->chip_sub_rev == 2))
1843 phy_comm0 = 0x408A;
1844 break;
1845 default:
1846 return -ENODEV;
1847 }
1848 if (phy_comm0)
1849 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_0_REG, phy_comm0);
1850 if (phy_comm1)
1851 jme_phy_specreg_write(jme, JM_PHY_EXT_COMM_1_REG, phy_comm1);
1852
1853 return 0;
1854}
1855
1856static int
1857jme_open(struct net_device *netdev)
1858{
1859 struct jme_adapter *jme = netdev_priv(netdev);
1860 int rc;
1861
1862 jme_clear_pm_disable_wol(jme);
1863 JME_NAPI_ENABLE(jme);
1864
1865 tasklet_init(&jme->linkch_task, jme_link_change_tasklet,
1866 (unsigned long) jme);
1867 tasklet_init(&jme->txclean_task, jme_tx_clean_tasklet,
1868 (unsigned long) jme);
1869 tasklet_init(&jme->rxclean_task, jme_rx_clean_tasklet,
1870 (unsigned long) jme);
1871 tasklet_init(&jme->rxempty_task, jme_rx_empty_tasklet,
1872 (unsigned long) jme);
1873
1874 rc = jme_request_irq(jme);
1875 if (rc)
1876 goto err_out;
1877
1878 jme_start_irq(jme);
1879
1880 jme_phy_on(jme);
1881 if (test_bit(JME_FLAG_SSET, &jme->flags))
1882 jme_set_settings(netdev, &jme->old_ecmd);
1883 else
1884 jme_reset_phy_processor(jme);
1885 jme_phy_calibration(jme);
1886 jme_phy_setEA(jme);
1887 jme_reset_link(jme);
1888
1889 return 0;
1890
1891err_out:
1892 netif_stop_queue(netdev);
1893 netif_carrier_off(netdev);
1894 return rc;
1895}
1896
1897static void
1898jme_set_100m_half(struct jme_adapter *jme)
1899{
1900 u32 bmcr, tmp;
1901
1902 jme_phy_on(jme);
1903 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1904 tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1905 BMCR_SPEED1000 | BMCR_FULLDPLX);
1906 tmp |= BMCR_SPEED100;
1907
1908 if (bmcr != tmp)
1909 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1910
1911 if (jme->fpgaver)
1912 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1913 else
1914 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
1915}
1916
1917#define JME_WAIT_LINK_TIME 2000
1918static void
1919jme_wait_link(struct jme_adapter *jme)
1920{
1921 u32 phylink, to = JME_WAIT_LINK_TIME;
1922
1923 mdelay(1000);
1924 phylink = jme_linkstat_from_phy(jme);
1925 while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
1926 mdelay(10);
1927 phylink = jme_linkstat_from_phy(jme);
1928 }
1929}
1930
1931static void
1932jme_powersave_phy(struct jme_adapter *jme)
1933{
1934 if (jme->reg_pmcs && device_may_wakeup(&jme->pdev->dev)) {
1935 jme_set_100m_half(jme);
1936 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
1937 jme_wait_link(jme);
1938 jme_clear_pm_enable_wol(jme);
1939 } else {
1940 jme_phy_off(jme);
1941 }
1942}
1943
1944static int
1945jme_close(struct net_device *netdev)
1946{
1947 struct jme_adapter *jme = netdev_priv(netdev);
1948
1949 netif_stop_queue(netdev);
1950 netif_carrier_off(netdev);
1951
1952 jme_stop_irq(jme);
1953 jme_free_irq(jme);
1954
1955 JME_NAPI_DISABLE(jme);
1956
1957 tasklet_kill(&jme->linkch_task);
1958 tasklet_kill(&jme->txclean_task);
1959 tasklet_kill(&jme->rxclean_task);
1960 tasklet_kill(&jme->rxempty_task);
1961
1962 jme_disable_rx_engine(jme);
1963 jme_disable_tx_engine(jme);
1964 jme_reset_mac_processor(jme);
1965 jme_free_rx_resources(jme);
1966 jme_free_tx_resources(jme);
1967 jme->phylink = 0;
1968 jme_phy_off(jme);
1969
1970 return 0;
1971}
1972
1973static int
1974jme_alloc_txdesc(struct jme_adapter *jme,
1975 struct sk_buff *skb)
1976{
1977 struct jme_ring *txring = &(jme->txring[0]);
1978 int idx, nr_alloc, mask = jme->tx_ring_mask;
1979
1980 idx = txring->next_to_use;
1981 nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1982
1983 if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
1984 return -1;
1985
1986 atomic_sub(nr_alloc, &txring->nr_free);
1987
1988 txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1989
1990 return idx;
1991}
1992
1993static int
1994jme_fill_tx_map(struct pci_dev *pdev,
1995 struct txdesc *txdesc,
1996 struct jme_buffer_info *txbi,
1997 struct page *page,
1998 u32 page_offset,
1999 u32 len,
2000 bool hidma)
2001{
2002 dma_addr_t dmaaddr;
2003
2004 dmaaddr = pci_map_page(pdev,
2005 page,
2006 page_offset,
2007 len,
2008 PCI_DMA_TODEVICE);
2009
2010 if (unlikely(pci_dma_mapping_error(pdev, dmaaddr)))
2011 return -EINVAL;
2012
2013 pci_dma_sync_single_for_device(pdev,
2014 dmaaddr,
2015 len,
2016 PCI_DMA_TODEVICE);
2017
2018 txdesc->dw[0] = 0;
2019 txdesc->dw[1] = 0;
2020 txdesc->desc2.flags = TXFLAG_OWN;
2021 txdesc->desc2.flags |= (hidma) ? TXFLAG_64BIT : 0;
2022 txdesc->desc2.datalen = cpu_to_le16(len);
2023 txdesc->desc2.bufaddrh = cpu_to_le32((__u64)dmaaddr >> 32);
2024 txdesc->desc2.bufaddrl = cpu_to_le32(
2025 (__u64)dmaaddr & 0xFFFFFFFFUL);
2026
2027 txbi->mapping = dmaaddr;
2028 txbi->len = len;
2029 return 0;
2030}
2031
2032static void jme_drop_tx_map(struct jme_adapter *jme, int startidx, int count)
2033{
2034 struct jme_ring *txring = &(jme->txring[0]);
2035 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
2036 int mask = jme->tx_ring_mask;
2037 int j;
2038
2039 for (j = 0 ; j < count ; j++) {
2040 ctxbi = txbi + ((startidx + j + 2) & (mask));
2041 pci_unmap_page(jme->pdev,
2042 ctxbi->mapping,
2043 ctxbi->len,
2044 PCI_DMA_TODEVICE);
2045
2046 ctxbi->mapping = 0;
2047 ctxbi->len = 0;
2048 }
2049
2050}
2051
2052static int
2053jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2054{
2055 struct jme_ring *txring = &(jme->txring[0]);
2056 struct txdesc *txdesc = txring->desc, *ctxdesc;
2057 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
2058 bool hidma = jme->dev->features & NETIF_F_HIGHDMA;
2059 int i, nr_frags = skb_shinfo(skb)->nr_frags;
2060 int mask = jme->tx_ring_mask;
2061 const struct skb_frag_struct *frag;
2062 u32 len;
2063 int ret = 0;
2064
2065 for (i = 0 ; i < nr_frags ; ++i) {
2066 frag = &skb_shinfo(skb)->frags[i];
2067 ctxdesc = txdesc + ((idx + i + 2) & (mask));
2068 ctxbi = txbi + ((idx + i + 2) & (mask));
2069
2070 ret = jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi,
2071 skb_frag_page(frag),
2072 frag->page_offset, skb_frag_size(frag), hidma);
2073 if (ret) {
2074 jme_drop_tx_map(jme, idx, i);
2075 goto out;
2076 }
2077
2078 }
2079
2080 len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
2081 ctxdesc = txdesc + ((idx + 1) & (mask));
2082 ctxbi = txbi + ((idx + 1) & (mask));
2083 ret = jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
2084 offset_in_page(skb->data), len, hidma);
2085 if (ret)
2086 jme_drop_tx_map(jme, idx, i);
2087
2088out:
2089 return ret;
2090
2091}
2092
2093
2094static int
2095jme_tx_tso(struct sk_buff *skb, __le16 *mss, u8 *flags)
2096{
2097 *mss = cpu_to_le16(skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT);
2098 if (*mss) {
2099 *flags |= TXFLAG_LSEN;
2100
2101 if (skb->protocol == htons(ETH_P_IP)) {
2102 struct iphdr *iph = ip_hdr(skb);
2103
2104 iph->check = 0;
2105 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
2106 iph->daddr, 0,
2107 IPPROTO_TCP,
2108 0);
2109 } else {
2110 struct ipv6hdr *ip6h = ipv6_hdr(skb);
2111
2112 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ip6h->saddr,
2113 &ip6h->daddr, 0,
2114 IPPROTO_TCP,
2115 0);
2116 }
2117
2118 return 0;
2119 }
2120
2121 return 1;
2122}
2123
2124static void
2125jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
2126{
2127 if (skb->ip_summed == CHECKSUM_PARTIAL) {
2128 u8 ip_proto;
2129
2130 switch (skb->protocol) {
2131 case htons(ETH_P_IP):
2132 ip_proto = ip_hdr(skb)->protocol;
2133 break;
2134 case htons(ETH_P_IPV6):
2135 ip_proto = ipv6_hdr(skb)->nexthdr;
2136 break;
2137 default:
2138 ip_proto = 0;
2139 break;
2140 }
2141
2142 switch (ip_proto) {
2143 case IPPROTO_TCP:
2144 *flags |= TXFLAG_TCPCS;
2145 break;
2146 case IPPROTO_UDP:
2147 *flags |= TXFLAG_UDPCS;
2148 break;
2149 default:
2150 netif_err(jme, tx_err, jme->dev, "Error upper layer protocol\n");
2151 break;
2152 }
2153 }
2154}
2155
2156static inline void
2157jme_tx_vlan(struct sk_buff *skb, __le16 *vlan, u8 *flags)
2158{
2159 if (skb_vlan_tag_present(skb)) {
2160 *flags |= TXFLAG_TAGON;
2161 *vlan = cpu_to_le16(skb_vlan_tag_get(skb));
2162 }
2163}
2164
2165static int
2166jme_fill_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2167{
2168 struct jme_ring *txring = &(jme->txring[0]);
2169 struct txdesc *txdesc;
2170 struct jme_buffer_info *txbi;
2171 u8 flags;
2172 int ret = 0;
2173
2174 txdesc = (struct txdesc *)txring->desc + idx;
2175 txbi = txring->bufinf + idx;
2176
2177 txdesc->dw[0] = 0;
2178 txdesc->dw[1] = 0;
2179 txdesc->dw[2] = 0;
2180 txdesc->dw[3] = 0;
2181 txdesc->desc1.pktsize = cpu_to_le16(skb->len);
2182
2183
2184
2185
2186
2187
2188
2189 wmb();
2190 flags = TXFLAG_OWN | TXFLAG_INT;
2191
2192
2193
2194 if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
2195 jme_tx_csum(jme, skb, &flags);
2196 jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
2197 ret = jme_map_tx_skb(jme, skb, idx);
2198 if (ret)
2199 return ret;
2200
2201 txdesc->desc1.flags = flags;
2202
2203
2204
2205
2206 wmb();
2207 txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
2208 txbi->skb = skb;
2209 txbi->len = skb->len;
2210 txbi->start_xmit = jiffies;
2211 if (!txbi->start_xmit)
2212 txbi->start_xmit = (0UL-1);
2213
2214 return 0;
2215}
2216
2217static void
2218jme_stop_queue_if_full(struct jme_adapter *jme)
2219{
2220 struct jme_ring *txring = &(jme->txring[0]);
2221 struct jme_buffer_info *txbi = txring->bufinf;
2222 int idx = atomic_read(&txring->next_to_clean);
2223
2224 txbi += idx;
2225
2226 smp_wmb();
2227 if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
2228 netif_stop_queue(jme->dev);
2229 netif_info(jme, tx_queued, jme->dev, "TX Queue Paused\n");
2230 smp_wmb();
2231 if (atomic_read(&txring->nr_free)
2232 >= (jme->tx_wake_threshold)) {
2233 netif_wake_queue(jme->dev);
2234 netif_info(jme, tx_queued, jme->dev, "TX Queue Fast Waked\n");
2235 }
2236 }
2237
2238 if (unlikely(txbi->start_xmit &&
2239 (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
2240 txbi->skb)) {
2241 netif_stop_queue(jme->dev);
2242 netif_info(jme, tx_queued, jme->dev,
2243 "TX Queue Stopped %d@%lu\n", idx, jiffies);
2244 }
2245}
2246
2247
2248
2249
2250
2251static netdev_tx_t
2252jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
2253{
2254 struct jme_adapter *jme = netdev_priv(netdev);
2255 int idx;
2256
2257 if (unlikely(skb_is_gso(skb) && skb_cow_head(skb, 0))) {
2258 dev_kfree_skb_any(skb);
2259 ++(NET_STAT(jme).tx_dropped);
2260 return NETDEV_TX_OK;
2261 }
2262
2263 idx = jme_alloc_txdesc(jme, skb);
2264
2265 if (unlikely(idx < 0)) {
2266 netif_stop_queue(netdev);
2267 netif_err(jme, tx_err, jme->dev,
2268 "BUG! Tx ring full when queue awake!\n");
2269
2270 return NETDEV_TX_BUSY;
2271 }
2272
2273 if (jme_fill_tx_desc(jme, skb, idx))
2274 return NETDEV_TX_OK;
2275
2276 jwrite32(jme, JME_TXCS, jme->reg_txcs |
2277 TXCS_SELECT_QUEUE0 |
2278 TXCS_QUEUE0S |
2279 TXCS_ENABLE);
2280
2281 tx_dbg(jme, "xmit: %d+%d@%lu\n",
2282 idx, skb_shinfo(skb)->nr_frags + 2, jiffies);
2283 jme_stop_queue_if_full(jme);
2284
2285 return NETDEV_TX_OK;
2286}
2287
2288static void
2289jme_set_unicastaddr(struct net_device *netdev)
2290{
2291 struct jme_adapter *jme = netdev_priv(netdev);
2292 u32 val;
2293
2294 val = (netdev->dev_addr[3] & 0xff) << 24 |
2295 (netdev->dev_addr[2] & 0xff) << 16 |
2296 (netdev->dev_addr[1] & 0xff) << 8 |
2297 (netdev->dev_addr[0] & 0xff);
2298 jwrite32(jme, JME_RXUMA_LO, val);
2299 val = (netdev->dev_addr[5] & 0xff) << 8 |
2300 (netdev->dev_addr[4] & 0xff);
2301 jwrite32(jme, JME_RXUMA_HI, val);
2302}
2303
2304static int
2305jme_set_macaddr(struct net_device *netdev, void *p)
2306{
2307 struct jme_adapter *jme = netdev_priv(netdev);
2308 struct sockaddr *addr = p;
2309
2310 if (netif_running(netdev))
2311 return -EBUSY;
2312
2313 spin_lock_bh(&jme->macaddr_lock);
2314 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2315 jme_set_unicastaddr(netdev);
2316 spin_unlock_bh(&jme->macaddr_lock);
2317
2318 return 0;
2319}
2320
2321static void
2322jme_set_multi(struct net_device *netdev)
2323{
2324 struct jme_adapter *jme = netdev_priv(netdev);
2325 u32 mc_hash[2] = {};
2326
2327 spin_lock_bh(&jme->rxmcs_lock);
2328
2329 jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
2330
2331 if (netdev->flags & IFF_PROMISC) {
2332 jme->reg_rxmcs |= RXMCS_ALLFRAME;
2333 } else if (netdev->flags & IFF_ALLMULTI) {
2334 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
2335 } else if (netdev->flags & IFF_MULTICAST) {
2336 struct netdev_hw_addr *ha;
2337 int bit_nr;
2338
2339 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
2340 netdev_for_each_mc_addr(ha, netdev) {
2341 bit_nr = ether_crc(ETH_ALEN, ha->addr) & 0x3F;
2342 mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2343 }
2344
2345 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2346 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
2347 }
2348
2349 wmb();
2350 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2351
2352 spin_unlock_bh(&jme->rxmcs_lock);
2353}
2354
2355static int
2356jme_change_mtu(struct net_device *netdev, int new_mtu)
2357{
2358 struct jme_adapter *jme = netdev_priv(netdev);
2359
2360 if (new_mtu == jme->old_mtu)
2361 return 0;
2362
2363 if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
2364 ((new_mtu) < IPV6_MIN_MTU))
2365 return -EINVAL;
2366
2367
2368 netdev->mtu = new_mtu;
2369 netdev_update_features(netdev);
2370
2371 jme_restart_rx_engine(jme);
2372 jme_reset_link(jme);
2373
2374 return 0;
2375}
2376
2377static void
2378jme_tx_timeout(struct net_device *netdev)
2379{
2380 struct jme_adapter *jme = netdev_priv(netdev);
2381
2382 jme->phylink = 0;
2383 jme_reset_phy_processor(jme);
2384 if (test_bit(JME_FLAG_SSET, &jme->flags))
2385 jme_set_settings(netdev, &jme->old_ecmd);
2386
2387
2388
2389
2390 jme_reset_link(jme);
2391}
2392
2393static inline void jme_pause_rx(struct jme_adapter *jme)
2394{
2395 atomic_dec(&jme->link_changing);
2396
2397 jme_set_rx_pcc(jme, PCC_OFF);
2398 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2399 JME_NAPI_DISABLE(jme);
2400 } else {
2401 tasklet_disable(&jme->rxclean_task);
2402 tasklet_disable(&jme->rxempty_task);
2403 }
2404}
2405
2406static inline void jme_resume_rx(struct jme_adapter *jme)
2407{
2408 struct dynpcc_info *dpi = &(jme->dpi);
2409
2410 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2411 JME_NAPI_ENABLE(jme);
2412 } else {
2413 tasklet_enable(&jme->rxclean_task);
2414 tasklet_enable(&jme->rxempty_task);
2415 }
2416 dpi->cur = PCC_P1;
2417 dpi->attempt = PCC_P1;
2418 dpi->cnt = 0;
2419 jme_set_rx_pcc(jme, PCC_P1);
2420
2421 atomic_inc(&jme->link_changing);
2422}
2423
2424static void
2425jme_get_drvinfo(struct net_device *netdev,
2426 struct ethtool_drvinfo *info)
2427{
2428 struct jme_adapter *jme = netdev_priv(netdev);
2429
2430 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
2431 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
2432 strlcpy(info->bus_info, pci_name(jme->pdev), sizeof(info->bus_info));
2433}
2434
2435static int
2436jme_get_regs_len(struct net_device *netdev)
2437{
2438 return JME_REG_LEN;
2439}
2440
2441static void
2442mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
2443{
2444 int i;
2445
2446 for (i = 0 ; i < len ; i += 4)
2447 p[i >> 2] = jread32(jme, reg + i);
2448}
2449
2450static void
2451mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
2452{
2453 int i;
2454 u16 *p16 = (u16 *)p;
2455
2456 for (i = 0 ; i < reg_nr ; ++i)
2457 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
2458}
2459
2460static void
2461jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2462{
2463 struct jme_adapter *jme = netdev_priv(netdev);
2464 u32 *p32 = (u32 *)p;
2465
2466 memset(p, 0xFF, JME_REG_LEN);
2467
2468 regs->version = 1;
2469 mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2470
2471 p32 += 0x100 >> 2;
2472 mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2473
2474 p32 += 0x100 >> 2;
2475 mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2476
2477 p32 += 0x100 >> 2;
2478 mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2479
2480 p32 += 0x100 >> 2;
2481 mdio_memcpy(jme, p32, JME_PHY_REG_NR);
2482}
2483
2484static int
2485jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2486{
2487 struct jme_adapter *jme = netdev_priv(netdev);
2488
2489 ecmd->tx_coalesce_usecs = PCC_TX_TO;
2490 ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2491
2492 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2493 ecmd->use_adaptive_rx_coalesce = false;
2494 ecmd->rx_coalesce_usecs = 0;
2495 ecmd->rx_max_coalesced_frames = 0;
2496 return 0;
2497 }
2498
2499 ecmd->use_adaptive_rx_coalesce = true;
2500
2501 switch (jme->dpi.cur) {
2502 case PCC_P1:
2503 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2504 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2505 break;
2506 case PCC_P2:
2507 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2508 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2509 break;
2510 case PCC_P3:
2511 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2512 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2513 break;
2514 default:
2515 break;
2516 }
2517
2518 return 0;
2519}
2520
2521static int
2522jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2523{
2524 struct jme_adapter *jme = netdev_priv(netdev);
2525 struct dynpcc_info *dpi = &(jme->dpi);
2526
2527 if (netif_running(netdev))
2528 return -EBUSY;
2529
2530 if (ecmd->use_adaptive_rx_coalesce &&
2531 test_bit(JME_FLAG_POLL, &jme->flags)) {
2532 clear_bit(JME_FLAG_POLL, &jme->flags);
2533 jme->jme_rx = netif_rx;
2534 dpi->cur = PCC_P1;
2535 dpi->attempt = PCC_P1;
2536 dpi->cnt = 0;
2537 jme_set_rx_pcc(jme, PCC_P1);
2538 jme_interrupt_mode(jme);
2539 } else if (!(ecmd->use_adaptive_rx_coalesce) &&
2540 !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2541 set_bit(JME_FLAG_POLL, &jme->flags);
2542 jme->jme_rx = netif_receive_skb;
2543 jme_interrupt_mode(jme);
2544 }
2545
2546 return 0;
2547}
2548
2549static void
2550jme_get_pauseparam(struct net_device *netdev,
2551 struct ethtool_pauseparam *ecmd)
2552{
2553 struct jme_adapter *jme = netdev_priv(netdev);
2554 u32 val;
2555
2556 ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2557 ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2558
2559 spin_lock_bh(&jme->phy_lock);
2560 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2561 spin_unlock_bh(&jme->phy_lock);
2562
2563 ecmd->autoneg =
2564 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
2565}
2566
2567static int
2568jme_set_pauseparam(struct net_device *netdev,
2569 struct ethtool_pauseparam *ecmd)
2570{
2571 struct jme_adapter *jme = netdev_priv(netdev);
2572 u32 val;
2573
2574 if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
2575 (ecmd->tx_pause != 0)) {
2576
2577 if (ecmd->tx_pause)
2578 jme->reg_txpfc |= TXPFC_PF_EN;
2579 else
2580 jme->reg_txpfc &= ~TXPFC_PF_EN;
2581
2582 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2583 }
2584
2585 spin_lock_bh(&jme->rxmcs_lock);
2586 if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
2587 (ecmd->rx_pause != 0)) {
2588
2589 if (ecmd->rx_pause)
2590 jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2591 else
2592 jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2593
2594 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2595 }
2596 spin_unlock_bh(&jme->rxmcs_lock);
2597
2598 spin_lock_bh(&jme->phy_lock);
2599 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2600 if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
2601 (ecmd->autoneg != 0)) {
2602
2603 if (ecmd->autoneg)
2604 val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2605 else
2606 val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2607
2608 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2609 MII_ADVERTISE, val);
2610 }
2611 spin_unlock_bh(&jme->phy_lock);
2612
2613 return 0;
2614}
2615
2616static void
2617jme_get_wol(struct net_device *netdev,
2618 struct ethtool_wolinfo *wol)
2619{
2620 struct jme_adapter *jme = netdev_priv(netdev);
2621
2622 wol->supported = WAKE_MAGIC | WAKE_PHY;
2623
2624 wol->wolopts = 0;
2625
2626 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2627 wol->wolopts |= WAKE_PHY;
2628
2629 if (jme->reg_pmcs & PMCS_MFEN)
2630 wol->wolopts |= WAKE_MAGIC;
2631
2632}
2633
2634static int
2635jme_set_wol(struct net_device *netdev,
2636 struct ethtool_wolinfo *wol)
2637{
2638 struct jme_adapter *jme = netdev_priv(netdev);
2639
2640 if (wol->wolopts & (WAKE_MAGICSECURE |
2641 WAKE_UCAST |
2642 WAKE_MCAST |
2643 WAKE_BCAST |
2644 WAKE_ARP))
2645 return -EOPNOTSUPP;
2646
2647 jme->reg_pmcs = 0;
2648
2649 if (wol->wolopts & WAKE_PHY)
2650 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2651
2652 if (wol->wolopts & WAKE_MAGIC)
2653 jme->reg_pmcs |= PMCS_MFEN;
2654
2655 return 0;
2656}
2657
2658static int
2659jme_get_settings(struct net_device *netdev,
2660 struct ethtool_cmd *ecmd)
2661{
2662 struct jme_adapter *jme = netdev_priv(netdev);
2663 int rc;
2664
2665 spin_lock_bh(&jme->phy_lock);
2666 rc = mii_ethtool_gset(&(jme->mii_if), ecmd);
2667 spin_unlock_bh(&jme->phy_lock);
2668 return rc;
2669}
2670
2671static int
2672jme_set_settings(struct net_device *netdev,
2673 struct ethtool_cmd *ecmd)
2674{
2675 struct jme_adapter *jme = netdev_priv(netdev);
2676 int rc, fdc = 0;
2677
2678 if (ethtool_cmd_speed(ecmd) == SPEED_1000
2679 && ecmd->autoneg != AUTONEG_ENABLE)
2680 return -EINVAL;
2681
2682
2683
2684
2685
2686 if (jme->mii_if.force_media &&
2687 ecmd->autoneg != AUTONEG_ENABLE &&
2688 (jme->mii_if.full_duplex != ecmd->duplex))
2689 fdc = 1;
2690
2691 spin_lock_bh(&jme->phy_lock);
2692 rc = mii_ethtool_sset(&(jme->mii_if), ecmd);
2693 spin_unlock_bh(&jme->phy_lock);
2694
2695 if (!rc) {
2696 if (fdc)
2697 jme_reset_link(jme);
2698 jme->old_ecmd = *ecmd;
2699 set_bit(JME_FLAG_SSET, &jme->flags);
2700 }
2701
2702 return rc;
2703}
2704
2705static int
2706jme_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
2707{
2708 int rc;
2709 struct jme_adapter *jme = netdev_priv(netdev);
2710 struct mii_ioctl_data *mii_data = if_mii(rq);
2711 unsigned int duplex_chg;
2712
2713 if (cmd == SIOCSMIIREG) {
2714 u16 val = mii_data->val_in;
2715 if (!(val & (BMCR_RESET|BMCR_ANENABLE)) &&
2716 (val & BMCR_SPEED1000))
2717 return -EINVAL;
2718 }
2719
2720 spin_lock_bh(&jme->phy_lock);
2721 rc = generic_mii_ioctl(&jme->mii_if, mii_data, cmd, &duplex_chg);
2722 spin_unlock_bh(&jme->phy_lock);
2723
2724 if (!rc && (cmd == SIOCSMIIREG)) {
2725 if (duplex_chg)
2726 jme_reset_link(jme);
2727 jme_get_settings(netdev, &jme->old_ecmd);
2728 set_bit(JME_FLAG_SSET, &jme->flags);
2729 }
2730
2731 return rc;
2732}
2733
2734static u32
2735jme_get_link(struct net_device *netdev)
2736{
2737 struct jme_adapter *jme = netdev_priv(netdev);
2738 return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2739}
2740
2741static u32
2742jme_get_msglevel(struct net_device *netdev)
2743{
2744 struct jme_adapter *jme = netdev_priv(netdev);
2745 return jme->msg_enable;
2746}
2747
2748static void
2749jme_set_msglevel(struct net_device *netdev, u32 value)
2750{
2751 struct jme_adapter *jme = netdev_priv(netdev);
2752 jme->msg_enable = value;
2753}
2754
2755static netdev_features_t
2756jme_fix_features(struct net_device *netdev, netdev_features_t features)
2757{
2758 if (netdev->mtu > 1900)
2759 features &= ~(NETIF_F_ALL_TSO | NETIF_F_CSUM_MASK);
2760 return features;
2761}
2762
2763static int
2764jme_set_features(struct net_device *netdev, netdev_features_t features)
2765{
2766 struct jme_adapter *jme = netdev_priv(netdev);
2767
2768 spin_lock_bh(&jme->rxmcs_lock);
2769 if (features & NETIF_F_RXCSUM)
2770 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2771 else
2772 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2773 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2774 spin_unlock_bh(&jme->rxmcs_lock);
2775
2776 return 0;
2777}
2778
2779#ifdef CONFIG_NET_POLL_CONTROLLER
2780static void jme_netpoll(struct net_device *dev)
2781{
2782 unsigned long flags;
2783
2784 local_irq_save(flags);
2785 jme_intr(dev->irq, dev);
2786 local_irq_restore(flags);
2787}
2788#endif
2789
2790static int
2791jme_nway_reset(struct net_device *netdev)
2792{
2793 struct jme_adapter *jme = netdev_priv(netdev);
2794 jme_restart_an(jme);
2795 return 0;
2796}
2797
2798static u8
2799jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2800{
2801 u32 val;
2802 int to;
2803
2804 val = jread32(jme, JME_SMBCSR);
2805 to = JME_SMB_BUSY_TIMEOUT;
2806 while ((val & SMBCSR_BUSY) && --to) {
2807 msleep(1);
2808 val = jread32(jme, JME_SMBCSR);
2809 }
2810 if (!to) {
2811 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2812 return 0xFF;
2813 }
2814
2815 jwrite32(jme, JME_SMBINTF,
2816 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2817 SMBINTF_HWRWN_READ |
2818 SMBINTF_HWCMD);
2819
2820 val = jread32(jme, JME_SMBINTF);
2821 to = JME_SMB_BUSY_TIMEOUT;
2822 while ((val & SMBINTF_HWCMD) && --to) {
2823 msleep(1);
2824 val = jread32(jme, JME_SMBINTF);
2825 }
2826 if (!to) {
2827 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2828 return 0xFF;
2829 }
2830
2831 return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2832}
2833
2834static void
2835jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
2836{
2837 u32 val;
2838 int to;
2839
2840 val = jread32(jme, JME_SMBCSR);
2841 to = JME_SMB_BUSY_TIMEOUT;
2842 while ((val & SMBCSR_BUSY) && --to) {
2843 msleep(1);
2844 val = jread32(jme, JME_SMBCSR);
2845 }
2846 if (!to) {
2847 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2848 return;
2849 }
2850
2851 jwrite32(jme, JME_SMBINTF,
2852 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2853 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2854 SMBINTF_HWRWN_WRITE |
2855 SMBINTF_HWCMD);
2856
2857 val = jread32(jme, JME_SMBINTF);
2858 to = JME_SMB_BUSY_TIMEOUT;
2859 while ((val & SMBINTF_HWCMD) && --to) {
2860 msleep(1);
2861 val = jread32(jme, JME_SMBINTF);
2862 }
2863 if (!to) {
2864 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2865 return;
2866 }
2867
2868 mdelay(2);
2869}
2870
2871static int
2872jme_get_eeprom_len(struct net_device *netdev)
2873{
2874 struct jme_adapter *jme = netdev_priv(netdev);
2875 u32 val;
2876 val = jread32(jme, JME_SMBCSR);
2877 return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
2878}
2879
2880static int
2881jme_get_eeprom(struct net_device *netdev,
2882 struct ethtool_eeprom *eeprom, u8 *data)
2883{
2884 struct jme_adapter *jme = netdev_priv(netdev);
2885 int i, offset = eeprom->offset, len = eeprom->len;
2886
2887
2888
2889
2890 eeprom->magic = JME_EEPROM_MAGIC;
2891 for (i = 0 ; i < len ; ++i)
2892 data[i] = jme_smb_read(jme, i + offset);
2893
2894 return 0;
2895}
2896
2897static int
2898jme_set_eeprom(struct net_device *netdev,
2899 struct ethtool_eeprom *eeprom, u8 *data)
2900{
2901 struct jme_adapter *jme = netdev_priv(netdev);
2902 int i, offset = eeprom->offset, len = eeprom->len;
2903
2904 if (eeprom->magic != JME_EEPROM_MAGIC)
2905 return -EINVAL;
2906
2907
2908
2909
2910 for (i = 0 ; i < len ; ++i)
2911 jme_smb_write(jme, i + offset, data[i]);
2912
2913 return 0;
2914}
2915
2916static const struct ethtool_ops jme_ethtool_ops = {
2917 .get_drvinfo = jme_get_drvinfo,
2918 .get_regs_len = jme_get_regs_len,
2919 .get_regs = jme_get_regs,
2920 .get_coalesce = jme_get_coalesce,
2921 .set_coalesce = jme_set_coalesce,
2922 .get_pauseparam = jme_get_pauseparam,
2923 .set_pauseparam = jme_set_pauseparam,
2924 .get_wol = jme_get_wol,
2925 .set_wol = jme_set_wol,
2926 .get_settings = jme_get_settings,
2927 .set_settings = jme_set_settings,
2928 .get_link = jme_get_link,
2929 .get_msglevel = jme_get_msglevel,
2930 .set_msglevel = jme_set_msglevel,
2931 .nway_reset = jme_nway_reset,
2932 .get_eeprom_len = jme_get_eeprom_len,
2933 .get_eeprom = jme_get_eeprom,
2934 .set_eeprom = jme_set_eeprom,
2935};
2936
2937static int
2938jme_pci_dma64(struct pci_dev *pdev)
2939{
2940 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
2941 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
2942 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)))
2943 return 1;
2944
2945 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
2946 !pci_set_dma_mask(pdev, DMA_BIT_MASK(40)))
2947 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40)))
2948 return 1;
2949
2950 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
2951 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)))
2952 return 0;
2953
2954 return -1;
2955}
2956
2957static inline void
2958jme_phy_init(struct jme_adapter *jme)
2959{
2960 u16 reg26;
2961
2962 reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
2963 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
2964}
2965
2966static inline void
2967jme_check_hw_ver(struct jme_adapter *jme)
2968{
2969 u32 chipmode;
2970
2971 chipmode = jread32(jme, JME_CHIPMODE);
2972
2973 jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
2974 jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
2975 jme->chip_main_rev = jme->chiprev & 0xF;
2976 jme->chip_sub_rev = (jme->chiprev >> 4) & 0xF;
2977}
2978
2979static const struct net_device_ops jme_netdev_ops = {
2980 .ndo_open = jme_open,
2981 .ndo_stop = jme_close,
2982 .ndo_validate_addr = eth_validate_addr,
2983 .ndo_do_ioctl = jme_ioctl,
2984 .ndo_start_xmit = jme_start_xmit,
2985 .ndo_set_mac_address = jme_set_macaddr,
2986 .ndo_set_rx_mode = jme_set_multi,
2987 .ndo_change_mtu = jme_change_mtu,
2988 .ndo_tx_timeout = jme_tx_timeout,
2989 .ndo_fix_features = jme_fix_features,
2990 .ndo_set_features = jme_set_features,
2991#ifdef CONFIG_NET_POLL_CONTROLLER
2992 .ndo_poll_controller = jme_netpoll,
2993#endif
2994};
2995
2996static int
2997jme_init_one(struct pci_dev *pdev,
2998 const struct pci_device_id *ent)
2999{
3000 int rc = 0, using_dac, i;
3001 struct net_device *netdev;
3002 struct jme_adapter *jme;
3003 u16 bmcr, bmsr;
3004 u32 apmc;
3005
3006
3007
3008
3009 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
3010 PCIE_LINK_STATE_CLKPM);
3011
3012 rc = pci_enable_device(pdev);
3013 if (rc) {
3014 pr_err("Cannot enable PCI device\n");
3015 goto err_out;
3016 }
3017
3018 using_dac = jme_pci_dma64(pdev);
3019 if (using_dac < 0) {
3020 pr_err("Cannot set PCI DMA Mask\n");
3021 rc = -EIO;
3022 goto err_out_disable_pdev;
3023 }
3024
3025 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
3026 pr_err("No PCI resource region found\n");
3027 rc = -ENOMEM;
3028 goto err_out_disable_pdev;
3029 }
3030
3031 rc = pci_request_regions(pdev, DRV_NAME);
3032 if (rc) {
3033 pr_err("Cannot obtain PCI resource region\n");
3034 goto err_out_disable_pdev;
3035 }
3036
3037 pci_set_master(pdev);
3038
3039
3040
3041
3042 netdev = alloc_etherdev(sizeof(*jme));
3043 if (!netdev) {
3044 rc = -ENOMEM;
3045 goto err_out_release_regions;
3046 }
3047 netdev->netdev_ops = &jme_netdev_ops;
3048 netdev->ethtool_ops = &jme_ethtool_ops;
3049 netdev->watchdog_timeo = TX_TIMEOUT;
3050 netdev->hw_features = NETIF_F_IP_CSUM |
3051 NETIF_F_IPV6_CSUM |
3052 NETIF_F_SG |
3053 NETIF_F_TSO |
3054 NETIF_F_TSO6 |
3055 NETIF_F_RXCSUM;
3056 netdev->features = NETIF_F_IP_CSUM |
3057 NETIF_F_IPV6_CSUM |
3058 NETIF_F_SG |
3059 NETIF_F_TSO |
3060 NETIF_F_TSO6 |
3061 NETIF_F_HW_VLAN_CTAG_TX |
3062 NETIF_F_HW_VLAN_CTAG_RX;
3063 if (using_dac)
3064 netdev->features |= NETIF_F_HIGHDMA;
3065
3066 SET_NETDEV_DEV(netdev, &pdev->dev);
3067 pci_set_drvdata(pdev, netdev);
3068
3069
3070
3071
3072 jme = netdev_priv(netdev);
3073 jme->pdev = pdev;
3074 jme->dev = netdev;
3075 jme->jme_rx = netif_rx;
3076 jme->old_mtu = netdev->mtu = 1500;
3077 jme->phylink = 0;
3078 jme->tx_ring_size = 1 << 10;
3079 jme->tx_ring_mask = jme->tx_ring_size - 1;
3080 jme->tx_wake_threshold = 1 << 9;
3081 jme->rx_ring_size = 1 << 9;
3082 jme->rx_ring_mask = jme->rx_ring_size - 1;
3083 jme->msg_enable = JME_DEF_MSG_ENABLE;
3084 jme->regs = ioremap(pci_resource_start(pdev, 0),
3085 pci_resource_len(pdev, 0));
3086 if (!(jme->regs)) {
3087 pr_err("Mapping PCI resource region error\n");
3088 rc = -ENOMEM;
3089 goto err_out_free_netdev;
3090 }
3091
3092 if (no_pseudohp) {
3093 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
3094 jwrite32(jme, JME_APMC, apmc);
3095 } else if (force_pseudohp) {
3096 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
3097 jwrite32(jme, JME_APMC, apmc);
3098 }
3099
3100 NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, NAPI_POLL_WEIGHT)
3101
3102 spin_lock_init(&jme->phy_lock);
3103 spin_lock_init(&jme->macaddr_lock);
3104 spin_lock_init(&jme->rxmcs_lock);
3105
3106 atomic_set(&jme->link_changing, 1);
3107 atomic_set(&jme->rx_cleaning, 1);
3108 atomic_set(&jme->tx_cleaning, 1);
3109 atomic_set(&jme->rx_empty, 1);
3110
3111 tasklet_init(&jme->pcc_task,
3112 jme_pcc_tasklet,
3113 (unsigned long) jme);
3114 jme->dpi.cur = PCC_P1;
3115
3116 jme->reg_ghc = 0;
3117 jme->reg_rxcs = RXCS_DEFAULT;
3118 jme->reg_rxmcs = RXMCS_DEFAULT;
3119 jme->reg_txpfc = 0;
3120 jme->reg_pmcs = PMCS_MFEN;
3121 jme->reg_gpreg1 = GPREG1_DEFAULT;
3122
3123 if (jme->reg_rxmcs & RXMCS_CHECKSUM)
3124 netdev->features |= NETIF_F_RXCSUM;
3125
3126
3127
3128
3129 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
3130 jme->mrrs &= PCI_DCSR_MRRS_MASK;
3131 switch (jme->mrrs) {
3132 case MRRS_128B:
3133 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
3134 break;
3135 case MRRS_256B:
3136 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
3137 break;
3138 default:
3139 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
3140 break;
3141 }
3142
3143
3144
3145
3146 jme_check_hw_ver(jme);
3147 jme->mii_if.dev = netdev;
3148 if (jme->fpgaver) {
3149 jme->mii_if.phy_id = 0;
3150 for (i = 1 ; i < 32 ; ++i) {
3151 bmcr = jme_mdio_read(netdev, i, MII_BMCR);
3152 bmsr = jme_mdio_read(netdev, i, MII_BMSR);
3153 if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
3154 jme->mii_if.phy_id = i;
3155 break;
3156 }
3157 }
3158
3159 if (!jme->mii_if.phy_id) {
3160 rc = -EIO;
3161 pr_err("Can not find phy_id\n");
3162 goto err_out_unmap;
3163 }
3164
3165 jme->reg_ghc |= GHC_LINK_POLL;
3166 } else {
3167 jme->mii_if.phy_id = 1;
3168 }
3169 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
3170 jme->mii_if.supports_gmii = true;
3171 else
3172 jme->mii_if.supports_gmii = false;
3173 jme->mii_if.phy_id_mask = 0x1F;
3174 jme->mii_if.reg_num_mask = 0x1F;
3175 jme->mii_if.mdio_read = jme_mdio_read;
3176 jme->mii_if.mdio_write = jme_mdio_write;
3177
3178 jme_clear_pm_disable_wol(jme);
3179 device_init_wakeup(&pdev->dev, true);
3180
3181 jme_set_phyfifo_5level(jme);
3182 jme->pcirev = pdev->revision;
3183 if (!jme->fpgaver)
3184 jme_phy_init(jme);
3185 jme_phy_off(jme);
3186
3187
3188
3189
3190 jme_reset_mac_processor(jme);
3191 rc = jme_reload_eeprom(jme);
3192 if (rc) {
3193 pr_err("Reload eeprom for reading MAC Address error\n");
3194 goto err_out_unmap;
3195 }
3196 jme_load_macaddr(netdev);
3197
3198
3199
3200
3201 netif_carrier_off(netdev);
3202
3203 rc = register_netdev(netdev);
3204 if (rc) {
3205 pr_err("Cannot register net device\n");
3206 goto err_out_unmap;
3207 }
3208
3209 netif_info(jme, probe, jme->dev, "%s%s chiprev:%x pcirev:%x macaddr:%pM\n",
3210 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250) ?
3211 "JMC250 Gigabit Ethernet" :
3212 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC260) ?
3213 "JMC260 Fast Ethernet" : "Unknown",
3214 (jme->fpgaver != 0) ? " (FPGA)" : "",
3215 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
3216 jme->pcirev, netdev->dev_addr);
3217
3218 return 0;
3219
3220err_out_unmap:
3221 iounmap(jme->regs);
3222err_out_free_netdev:
3223 free_netdev(netdev);
3224err_out_release_regions:
3225 pci_release_regions(pdev);
3226err_out_disable_pdev:
3227 pci_disable_device(pdev);
3228err_out:
3229 return rc;
3230}
3231
3232static void
3233jme_remove_one(struct pci_dev *pdev)
3234{
3235 struct net_device *netdev = pci_get_drvdata(pdev);
3236 struct jme_adapter *jme = netdev_priv(netdev);
3237
3238 unregister_netdev(netdev);
3239 iounmap(jme->regs);
3240 free_netdev(netdev);
3241 pci_release_regions(pdev);
3242 pci_disable_device(pdev);
3243
3244}
3245
3246static void
3247jme_shutdown(struct pci_dev *pdev)
3248{
3249 struct net_device *netdev = pci_get_drvdata(pdev);
3250 struct jme_adapter *jme = netdev_priv(netdev);
3251
3252 jme_powersave_phy(jme);
3253 pci_pme_active(pdev, true);
3254}
3255
3256#ifdef CONFIG_PM_SLEEP
3257static int
3258jme_suspend(struct device *dev)
3259{
3260 struct pci_dev *pdev = to_pci_dev(dev);
3261 struct net_device *netdev = pci_get_drvdata(pdev);
3262 struct jme_adapter *jme = netdev_priv(netdev);
3263
3264 if (!netif_running(netdev))
3265 return 0;
3266
3267 atomic_dec(&jme->link_changing);
3268
3269 netif_device_detach(netdev);
3270 netif_stop_queue(netdev);
3271 jme_stop_irq(jme);
3272
3273 tasklet_disable(&jme->txclean_task);
3274 tasklet_disable(&jme->rxclean_task);
3275 tasklet_disable(&jme->rxempty_task);
3276
3277 if (netif_carrier_ok(netdev)) {
3278 if (test_bit(JME_FLAG_POLL, &jme->flags))
3279 jme_polling_mode(jme);
3280
3281 jme_stop_pcc_timer(jme);
3282 jme_disable_rx_engine(jme);
3283 jme_disable_tx_engine(jme);
3284 jme_reset_mac_processor(jme);
3285 jme_free_rx_resources(jme);
3286 jme_free_tx_resources(jme);
3287 netif_carrier_off(netdev);
3288 jme->phylink = 0;
3289 }
3290
3291 tasklet_enable(&jme->txclean_task);
3292 tasklet_enable(&jme->rxclean_task);
3293 tasklet_enable(&jme->rxempty_task);
3294
3295 jme_powersave_phy(jme);
3296
3297 return 0;
3298}
3299
3300static int
3301jme_resume(struct device *dev)
3302{
3303 struct pci_dev *pdev = to_pci_dev(dev);
3304 struct net_device *netdev = pci_get_drvdata(pdev);
3305 struct jme_adapter *jme = netdev_priv(netdev);
3306
3307 if (!netif_running(netdev))
3308 return 0;
3309
3310 jme_clear_pm_disable_wol(jme);
3311 jme_phy_on(jme);
3312 if (test_bit(JME_FLAG_SSET, &jme->flags))
3313 jme_set_settings(netdev, &jme->old_ecmd);
3314 else
3315 jme_reset_phy_processor(jme);
3316 jme_phy_calibration(jme);
3317 jme_phy_setEA(jme);
3318 netif_device_attach(netdev);
3319
3320 atomic_inc(&jme->link_changing);
3321
3322 jme_reset_link(jme);
3323
3324 jme_start_irq(jme);
3325
3326 return 0;
3327}
3328
3329static SIMPLE_DEV_PM_OPS(jme_pm_ops, jme_suspend, jme_resume);
3330#define JME_PM_OPS (&jme_pm_ops)
3331
3332#else
3333
3334#define JME_PM_OPS NULL
3335#endif
3336
3337static const struct pci_device_id jme_pci_tbl[] = {
3338 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
3339 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
3340 { }
3341};
3342
3343static struct pci_driver jme_driver = {
3344 .name = DRV_NAME,
3345 .id_table = jme_pci_tbl,
3346 .probe = jme_init_one,
3347 .remove = jme_remove_one,
3348 .shutdown = jme_shutdown,
3349 .driver.pm = JME_PM_OPS,
3350};
3351
3352static int __init
3353jme_init_module(void)
3354{
3355 pr_info("JMicron JMC2XX ethernet driver version %s\n", DRV_VERSION);
3356 return pci_register_driver(&jme_driver);
3357}
3358
3359static void __exit
3360jme_cleanup_module(void)
3361{
3362 pci_unregister_driver(&jme_driver);
3363}
3364
3365module_init(jme_init_module);
3366module_exit(jme_cleanup_module);
3367
3368MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3369MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3370MODULE_LICENSE("GPL");
3371MODULE_VERSION(DRV_VERSION);
3372MODULE_DEVICE_TABLE(pci, jme_pci_tbl);
3373
