1
2
3
4
5
6
7
8
9
10
11
12
13#include <linux/err.h>
14#include <linux/bug.h>
15#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/spinlock.h>
18#include <linux/compiler.h>
19#include <linux/types.h>
20#include <linux/errno.h>
21#include <linux/log2.h>
22#include <linux/io.h>
23#include <linux/gpio.h>
24#include <linux/slab.h>
25#include <linux/platform_device.h>
26#include <linux/mutex.h>
27#include <linux/acpi.h>
28#include <linux/seq_file.h>
29#include <linux/interrupt.h>
30#include <linux/list.h>
31#include <linux/bitops.h>
32#include <linux/pinctrl/pinconf.h>
33#include <linux/pinctrl/pinconf-generic.h>
34
35#include "pinctrl-utils.h"
36#include "pinctrl-amd.h"
37
38static int amd_gpio_direction_input(struct gpio_chip *gc, unsigned offset)
39{
40 unsigned long flags;
41 u32 pin_reg;
42 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
43
44 spin_lock_irqsave(&gpio_dev->lock, flags);
45 pin_reg = readl(gpio_dev->base + offset * 4);
46 pin_reg &= ~BIT(OUTPUT_ENABLE_OFF);
47 writel(pin_reg, gpio_dev->base + offset * 4);
48 spin_unlock_irqrestore(&gpio_dev->lock, flags);
49
50 return 0;
51}
52
53static int amd_gpio_direction_output(struct gpio_chip *gc, unsigned offset,
54 int value)
55{
56 u32 pin_reg;
57 unsigned long flags;
58 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
59
60 spin_lock_irqsave(&gpio_dev->lock, flags);
61 pin_reg = readl(gpio_dev->base + offset * 4);
62 pin_reg |= BIT(OUTPUT_ENABLE_OFF);
63 if (value)
64 pin_reg |= BIT(OUTPUT_VALUE_OFF);
65 else
66 pin_reg &= ~BIT(OUTPUT_VALUE_OFF);
67 writel(pin_reg, gpio_dev->base + offset * 4);
68 spin_unlock_irqrestore(&gpio_dev->lock, flags);
69
70 return 0;
71}
72
73static int amd_gpio_get_value(struct gpio_chip *gc, unsigned offset)
74{
75 u32 pin_reg;
76 unsigned long flags;
77 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
78
79 spin_lock_irqsave(&gpio_dev->lock, flags);
80 pin_reg = readl(gpio_dev->base + offset * 4);
81 spin_unlock_irqrestore(&gpio_dev->lock, flags);
82
83 return !!(pin_reg & BIT(PIN_STS_OFF));
84}
85
86static void amd_gpio_set_value(struct gpio_chip *gc, unsigned offset, int value)
87{
88 u32 pin_reg;
89 unsigned long flags;
90 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
91
92 spin_lock_irqsave(&gpio_dev->lock, flags);
93 pin_reg = readl(gpio_dev->base + offset * 4);
94 if (value)
95 pin_reg |= BIT(OUTPUT_VALUE_OFF);
96 else
97 pin_reg &= ~BIT(OUTPUT_VALUE_OFF);
98 writel(pin_reg, gpio_dev->base + offset * 4);
99 spin_unlock_irqrestore(&gpio_dev->lock, flags);
100}
101
102static int amd_gpio_set_debounce(struct gpio_chip *gc, unsigned offset,
103 unsigned debounce)
104{
105 u32 time;
106 u32 pin_reg;
107 int ret = 0;
108 unsigned long flags;
109 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
110
111 spin_lock_irqsave(&gpio_dev->lock, flags);
112 pin_reg = readl(gpio_dev->base + offset * 4);
113
114 if (debounce) {
115 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
116 pin_reg &= ~DB_TMR_OUT_MASK;
117
118
119
120
121
122
123
124
125
126
127 if (debounce < 61) {
128 pin_reg |= 1;
129 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
130 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
131 } else if (debounce < 976) {
132 time = debounce / 61;
133 pin_reg |= time & DB_TMR_OUT_MASK;
134 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
135 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
136 } else if (debounce < 3900) {
137 time = debounce / 244;
138 pin_reg |= time & DB_TMR_OUT_MASK;
139 pin_reg |= BIT(DB_TMR_OUT_UNIT_OFF);
140 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
141 } else if (debounce < 250000) {
142 time = debounce / 15600;
143 pin_reg |= time & DB_TMR_OUT_MASK;
144 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
145 pin_reg |= BIT(DB_TMR_LARGE_OFF);
146 } else if (debounce < 1000000) {
147 time = debounce / 62500;
148 pin_reg |= time & DB_TMR_OUT_MASK;
149 pin_reg |= BIT(DB_TMR_OUT_UNIT_OFF);
150 pin_reg |= BIT(DB_TMR_LARGE_OFF);
151 } else {
152 pin_reg &= ~DB_CNTRl_MASK;
153 ret = -EINVAL;
154 }
155 } else {
156 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
157 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
158 pin_reg &= ~DB_TMR_OUT_MASK;
159 pin_reg &= ~DB_CNTRl_MASK;
160 }
161 writel(pin_reg, gpio_dev->base + offset * 4);
162 spin_unlock_irqrestore(&gpio_dev->lock, flags);
163
164 return ret;
165}
166
167#ifdef CONFIG_DEBUG_FS
168static void amd_gpio_dbg_show(struct seq_file *s, struct gpio_chip *gc)
169{
170 u32 pin_reg;
171 unsigned long flags;
172 unsigned int bank, i, pin_num;
173 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
174
175 char *level_trig;
176 char *active_level;
177 char *interrupt_enable;
178 char *interrupt_mask;
179 char *wake_cntrl0;
180 char *wake_cntrl1;
181 char *wake_cntrl2;
182 char *pin_sts;
183 char *pull_up_sel;
184 char *pull_up_enable;
185 char *pull_down_enable;
186 char *output_value;
187 char *output_enable;
188
189 for (bank = 0; bank < AMD_GPIO_TOTAL_BANKS; bank++) {
190 seq_printf(s, "GPIO bank%d\t", bank);
191
192 switch (bank) {
193 case 0:
194 i = 0;
195 pin_num = AMD_GPIO_PINS_BANK0;
196 break;
197 case 1:
198 i = 64;
199 pin_num = AMD_GPIO_PINS_BANK1 + i;
200 break;
201 case 2:
202 i = 128;
203 pin_num = AMD_GPIO_PINS_BANK2 + i;
204 break;
205 }
206
207 for (; i < pin_num; i++) {
208 seq_printf(s, "pin%d\t", i);
209 spin_lock_irqsave(&gpio_dev->lock, flags);
210 pin_reg = readl(gpio_dev->base + i * 4);
211 spin_unlock_irqrestore(&gpio_dev->lock, flags);
212
213 if (pin_reg & BIT(INTERRUPT_ENABLE_OFF)) {
214 interrupt_enable = "interrupt is enabled|";
215
216 if (!(pin_reg & BIT(ACTIVE_LEVEL_OFF))
217 && !(pin_reg & BIT(ACTIVE_LEVEL_OFF+1)))
218 active_level = "Active low|";
219 else if (pin_reg & BIT(ACTIVE_LEVEL_OFF)
220 && !(pin_reg & BIT(ACTIVE_LEVEL_OFF+1)))
221 active_level = "Active high|";
222 else if (!(pin_reg & BIT(ACTIVE_LEVEL_OFF))
223 && pin_reg & BIT(ACTIVE_LEVEL_OFF+1))
224 active_level = "Active on both|";
225 else
226 active_level = "Unknow Active level|";
227
228 if (pin_reg & BIT(LEVEL_TRIG_OFF))
229 level_trig = "Level trigger|";
230 else
231 level_trig = "Edge trigger|";
232
233 } else {
234 interrupt_enable =
235 "interrupt is disabled|";
236 active_level = " ";
237 level_trig = " ";
238 }
239
240 if (pin_reg & BIT(INTERRUPT_MASK_OFF))
241 interrupt_mask =
242 "interrupt is unmasked|";
243 else
244 interrupt_mask =
245 "interrupt is masked|";
246
247 if (pin_reg & BIT(WAKE_CNTRL_OFF))
248 wake_cntrl0 = "enable wakeup in S0i3 state|";
249 else
250 wake_cntrl0 = "disable wakeup in S0i3 state|";
251
252 if (pin_reg & BIT(WAKE_CNTRL_OFF))
253 wake_cntrl1 = "enable wakeup in S3 state|";
254 else
255 wake_cntrl1 = "disable wakeup in S3 state|";
256
257 if (pin_reg & BIT(WAKE_CNTRL_OFF))
258 wake_cntrl2 = "enable wakeup in S4/S5 state|";
259 else
260 wake_cntrl2 = "disable wakeup in S4/S5 state|";
261
262 if (pin_reg & BIT(PULL_UP_ENABLE_OFF)) {
263 pull_up_enable = "pull-up is enabled|";
264 if (pin_reg & BIT(PULL_UP_SEL_OFF))
265 pull_up_sel = "8k pull-up|";
266 else
267 pull_up_sel = "4k pull-up|";
268 } else {
269 pull_up_enable = "pull-up is disabled|";
270 pull_up_sel = " ";
271 }
272
273 if (pin_reg & BIT(PULL_DOWN_ENABLE_OFF))
274 pull_down_enable = "pull-down is enabled|";
275 else
276 pull_down_enable = "Pull-down is disabled|";
277
278 if (pin_reg & BIT(OUTPUT_ENABLE_OFF)) {
279 pin_sts = " ";
280 output_enable = "output is enabled|";
281 if (pin_reg & BIT(OUTPUT_VALUE_OFF))
282 output_value = "output is high|";
283 else
284 output_value = "output is low|";
285 } else {
286 output_enable = "output is disabled|";
287 output_value = " ";
288
289 if (pin_reg & BIT(PIN_STS_OFF))
290 pin_sts = "input is high|";
291 else
292 pin_sts = "input is low|";
293 }
294
295 seq_printf(s, "%s %s %s %s %s %s\n"
296 " %s %s %s %s %s %s %s 0x%x\n",
297 level_trig, active_level, interrupt_enable,
298 interrupt_mask, wake_cntrl0, wake_cntrl1,
299 wake_cntrl2, pin_sts, pull_up_sel,
300 pull_up_enable, pull_down_enable,
301 output_value, output_enable, pin_reg);
302 }
303 }
304}
305#else
306#define amd_gpio_dbg_show NULL
307#endif
308
309static void amd_gpio_irq_enable(struct irq_data *d)
310{
311 u32 pin_reg;
312 unsigned long flags;
313 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
314 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
315
316 spin_lock_irqsave(&gpio_dev->lock, flags);
317 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
318 pin_reg |= BIT(INTERRUPT_ENABLE_OFF);
319 pin_reg |= BIT(INTERRUPT_MASK_OFF);
320 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
321 spin_unlock_irqrestore(&gpio_dev->lock, flags);
322}
323
324static void amd_gpio_irq_disable(struct irq_data *d)
325{
326 u32 pin_reg;
327 unsigned long flags;
328 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
329 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
330
331 spin_lock_irqsave(&gpio_dev->lock, flags);
332 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
333 pin_reg &= ~BIT(INTERRUPT_ENABLE_OFF);
334 pin_reg &= ~BIT(INTERRUPT_MASK_OFF);
335 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
336 spin_unlock_irqrestore(&gpio_dev->lock, flags);
337}
338
339static void amd_gpio_irq_mask(struct irq_data *d)
340{
341 u32 pin_reg;
342 unsigned long flags;
343 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
344 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
345
346 spin_lock_irqsave(&gpio_dev->lock, flags);
347 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
348 pin_reg &= ~BIT(INTERRUPT_MASK_OFF);
349 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
350 spin_unlock_irqrestore(&gpio_dev->lock, flags);
351}
352
353static void amd_gpio_irq_unmask(struct irq_data *d)
354{
355 u32 pin_reg;
356 unsigned long flags;
357 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
358 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
359
360 spin_lock_irqsave(&gpio_dev->lock, flags);
361 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
362 pin_reg |= BIT(INTERRUPT_MASK_OFF);
363 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
364 spin_unlock_irqrestore(&gpio_dev->lock, flags);
365}
366
367static void amd_gpio_irq_eoi(struct irq_data *d)
368{
369 u32 reg;
370 unsigned long flags;
371 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
372 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
373
374 spin_lock_irqsave(&gpio_dev->lock, flags);
375 reg = readl(gpio_dev->base + WAKE_INT_MASTER_REG);
376 reg |= EOI_MASK;
377 writel(reg, gpio_dev->base + WAKE_INT_MASTER_REG);
378 spin_unlock_irqrestore(&gpio_dev->lock, flags);
379}
380
381static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
382{
383 int ret = 0;
384 u32 pin_reg;
385 unsigned long flags;
386 bool level_trig;
387 u32 active_level;
388 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
389 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
390
391 spin_lock_irqsave(&gpio_dev->lock, flags);
392 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
393
394
395
396
397
398
399 level_trig = !(pin_reg & (LEVEL_TRIGGER << LEVEL_TRIG_OFF));
400 active_level = pin_reg & (ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
401
402 if(level_trig &&
403 ((active_level >> ACTIVE_LEVEL_OFF) == ACTIVE_HIGH))
404 type = IRQ_TYPE_EDGE_FALLING;
405
406 switch (type & IRQ_TYPE_SENSE_MASK) {
407 case IRQ_TYPE_EDGE_RISING:
408 pin_reg &= ~BIT(LEVEL_TRIG_OFF);
409 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
410 pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
411 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
412 irq_set_handler_locked(d, handle_edge_irq);
413 break;
414
415 case IRQ_TYPE_EDGE_FALLING:
416 pin_reg &= ~BIT(LEVEL_TRIG_OFF);
417 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
418 pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
419 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
420 irq_set_handler_locked(d, handle_edge_irq);
421 break;
422
423 case IRQ_TYPE_EDGE_BOTH:
424 pin_reg &= ~BIT(LEVEL_TRIG_OFF);
425 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
426 pin_reg |= BOTH_EADGE << ACTIVE_LEVEL_OFF;
427 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
428 irq_set_handler_locked(d, handle_edge_irq);
429 break;
430
431 case IRQ_TYPE_LEVEL_HIGH:
432 pin_reg |= LEVEL_TRIGGER << LEVEL_TRIG_OFF;
433 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
434 pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
435 pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
436 pin_reg |= DB_TYPE_PRESERVE_LOW_GLITCH << DB_CNTRL_OFF;
437 irq_set_handler_locked(d, handle_level_irq);
438 break;
439
440 case IRQ_TYPE_LEVEL_LOW:
441 pin_reg |= LEVEL_TRIGGER << LEVEL_TRIG_OFF;
442 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
443 pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
444 pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
445 pin_reg |= DB_TYPE_PRESERVE_HIGH_GLITCH << DB_CNTRL_OFF;
446 irq_set_handler_locked(d, handle_level_irq);
447 break;
448
449 case IRQ_TYPE_NONE:
450 break;
451
452 default:
453 dev_err(&gpio_dev->pdev->dev, "Invalid type value\n");
454 ret = -EINVAL;
455 }
456
457 pin_reg |= CLR_INTR_STAT << INTERRUPT_STS_OFF;
458 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
459 spin_unlock_irqrestore(&gpio_dev->lock, flags);
460
461 return ret;
462}
463
464static void amd_irq_ack(struct irq_data *d)
465{
466
467
468
469
470
471}
472
473static struct irq_chip amd_gpio_irqchip = {
474 .name = "amd_gpio",
475 .irq_ack = amd_irq_ack,
476 .irq_enable = amd_gpio_irq_enable,
477 .irq_disable = amd_gpio_irq_disable,
478 .irq_mask = amd_gpio_irq_mask,
479 .irq_unmask = amd_gpio_irq_unmask,
480 .irq_eoi = amd_gpio_irq_eoi,
481 .irq_set_type = amd_gpio_irq_set_type,
482};
483
484static void amd_gpio_irq_handler(struct irq_desc *desc)
485{
486 u32 i;
487 u32 off;
488 u32 reg;
489 u32 pin_reg;
490 u64 reg64;
491 int handled = 0;
492 unsigned int irq;
493 unsigned long flags;
494 struct irq_chip *chip = irq_desc_get_chip(desc);
495 struct gpio_chip *gc = irq_desc_get_handler_data(desc);
496 struct amd_gpio *gpio_dev = gpiochip_get_data(gc);
497
498 chained_irq_enter(chip, desc);
499
500 spin_lock_irqsave(&gpio_dev->lock, flags);
501 reg = readl(gpio_dev->base + WAKE_INT_STATUS_REG1);
502 reg64 = reg;
503 reg64 = reg64 << 32;
504
505 reg = readl(gpio_dev->base + WAKE_INT_STATUS_REG0);
506 reg64 |= reg;
507 spin_unlock_irqrestore(&gpio_dev->lock, flags);
508
509
510
511
512
513 for (off = 0; off < 46 ; off++) {
514 if (reg64 & BIT(off)) {
515 for (i = 0; i < 4; i++) {
516 pin_reg = readl(gpio_dev->base +
517 (off * 4 + i) * 4);
518 if ((pin_reg & BIT(INTERRUPT_STS_OFF)) ||
519 (pin_reg & BIT(WAKE_STS_OFF))) {
520 irq = irq_find_mapping(gc->irqdomain,
521 off * 4 + i);
522 generic_handle_irq(irq);
523 writel(pin_reg,
524 gpio_dev->base
525 + (off * 4 + i) * 4);
526 handled++;
527 }
528 }
529 }
530 }
531
532 if (handled == 0)
533 handle_bad_irq(desc);
534
535 spin_lock_irqsave(&gpio_dev->lock, flags);
536 reg = readl(gpio_dev->base + WAKE_INT_MASTER_REG);
537 reg |= EOI_MASK;
538 writel(reg, gpio_dev->base + WAKE_INT_MASTER_REG);
539 spin_unlock_irqrestore(&gpio_dev->lock, flags);
540
541 chained_irq_exit(chip, desc);
542}
543
544static int amd_get_groups_count(struct pinctrl_dev *pctldev)
545{
546 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
547
548 return gpio_dev->ngroups;
549}
550
551static const char *amd_get_group_name(struct pinctrl_dev *pctldev,
552 unsigned group)
553{
554 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
555
556 return gpio_dev->groups[group].name;
557}
558
559static int amd_get_group_pins(struct pinctrl_dev *pctldev,
560 unsigned group,
561 const unsigned **pins,
562 unsigned *num_pins)
563{
564 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
565
566 *pins = gpio_dev->groups[group].pins;
567 *num_pins = gpio_dev->groups[group].npins;
568 return 0;
569}
570
571static const struct pinctrl_ops amd_pinctrl_ops = {
572 .get_groups_count = amd_get_groups_count,
573 .get_group_name = amd_get_group_name,
574 .get_group_pins = amd_get_group_pins,
575#ifdef CONFIG_OF
576 .dt_node_to_map = pinconf_generic_dt_node_to_map_group,
577 .dt_free_map = pinctrl_utils_free_map,
578#endif
579};
580
581static int amd_pinconf_get(struct pinctrl_dev *pctldev,
582 unsigned int pin,
583 unsigned long *config)
584{
585 u32 pin_reg;
586 unsigned arg;
587 unsigned long flags;
588 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
589 enum pin_config_param param = pinconf_to_config_param(*config);
590
591 spin_lock_irqsave(&gpio_dev->lock, flags);
592 pin_reg = readl(gpio_dev->base + pin*4);
593 spin_unlock_irqrestore(&gpio_dev->lock, flags);
594 switch (param) {
595 case PIN_CONFIG_INPUT_DEBOUNCE:
596 arg = pin_reg & DB_TMR_OUT_MASK;
597 break;
598
599 case PIN_CONFIG_BIAS_PULL_DOWN:
600 arg = (pin_reg >> PULL_DOWN_ENABLE_OFF) & BIT(0);
601 break;
602
603 case PIN_CONFIG_BIAS_PULL_UP:
604 arg = (pin_reg >> PULL_UP_SEL_OFF) & (BIT(0) | BIT(1));
605 break;
606
607 case PIN_CONFIG_DRIVE_STRENGTH:
608 arg = (pin_reg >> DRV_STRENGTH_SEL_OFF) & DRV_STRENGTH_SEL_MASK;
609 break;
610
611 default:
612 dev_err(&gpio_dev->pdev->dev, "Invalid config param %04x\n",
613 param);
614 return -ENOTSUPP;
615 }
616
617 *config = pinconf_to_config_packed(param, arg);
618
619 return 0;
620}
621
622static int amd_pinconf_set(struct pinctrl_dev *pctldev, unsigned int pin,
623 unsigned long *configs, unsigned num_configs)
624{
625 int i;
626 u32 arg;
627 int ret = 0;
628 u32 pin_reg;
629 unsigned long flags;
630 enum pin_config_param param;
631 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
632
633 spin_lock_irqsave(&gpio_dev->lock, flags);
634 for (i = 0; i < num_configs; i++) {
635 param = pinconf_to_config_param(configs[i]);
636 arg = pinconf_to_config_argument(configs[i]);
637 pin_reg = readl(gpio_dev->base + pin*4);
638
639 switch (param) {
640 case PIN_CONFIG_INPUT_DEBOUNCE:
641 pin_reg &= ~DB_TMR_OUT_MASK;
642 pin_reg |= arg & DB_TMR_OUT_MASK;
643 break;
644
645 case PIN_CONFIG_BIAS_PULL_DOWN:
646 pin_reg &= ~BIT(PULL_DOWN_ENABLE_OFF);
647 pin_reg |= (arg & BIT(0)) << PULL_DOWN_ENABLE_OFF;
648 break;
649
650 case PIN_CONFIG_BIAS_PULL_UP:
651 pin_reg &= ~BIT(PULL_UP_SEL_OFF);
652 pin_reg |= (arg & BIT(0)) << PULL_UP_SEL_OFF;
653 pin_reg &= ~BIT(PULL_UP_ENABLE_OFF);
654 pin_reg |= ((arg>>1) & BIT(0)) << PULL_UP_ENABLE_OFF;
655 break;
656
657 case PIN_CONFIG_DRIVE_STRENGTH:
658 pin_reg &= ~(DRV_STRENGTH_SEL_MASK
659 << DRV_STRENGTH_SEL_OFF);
660 pin_reg |= (arg & DRV_STRENGTH_SEL_MASK)
661 << DRV_STRENGTH_SEL_OFF;
662 break;
663
664 default:
665 dev_err(&gpio_dev->pdev->dev,
666 "Invalid config param %04x\n", param);
667 ret = -ENOTSUPP;
668 }
669
670 writel(pin_reg, gpio_dev->base + pin*4);
671 }
672 spin_unlock_irqrestore(&gpio_dev->lock, flags);
673
674 return ret;
675}
676
677static int amd_pinconf_group_get(struct pinctrl_dev *pctldev,
678 unsigned int group,
679 unsigned long *config)
680{
681 const unsigned *pins;
682 unsigned npins;
683 int ret;
684
685 ret = amd_get_group_pins(pctldev, group, &pins, &npins);
686 if (ret)
687 return ret;
688
689 if (amd_pinconf_get(pctldev, pins[0], config))
690 return -ENOTSUPP;
691
692 return 0;
693}
694
695static int amd_pinconf_group_set(struct pinctrl_dev *pctldev,
696 unsigned group, unsigned long *configs,
697 unsigned num_configs)
698{
699 const unsigned *pins;
700 unsigned npins;
701 int i, ret;
702
703 ret = amd_get_group_pins(pctldev, group, &pins, &npins);
704 if (ret)
705 return ret;
706 for (i = 0; i < npins; i++) {
707 if (amd_pinconf_set(pctldev, pins[i], configs, num_configs))
708 return -ENOTSUPP;
709 }
710 return 0;
711}
712
713static const struct pinconf_ops amd_pinconf_ops = {
714 .pin_config_get = amd_pinconf_get,
715 .pin_config_set = amd_pinconf_set,
716 .pin_config_group_get = amd_pinconf_group_get,
717 .pin_config_group_set = amd_pinconf_group_set,
718};
719
720static struct pinctrl_desc amd_pinctrl_desc = {
721 .pins = kerncz_pins,
722 .npins = ARRAY_SIZE(kerncz_pins),
723 .pctlops = &amd_pinctrl_ops,
724 .confops = &amd_pinconf_ops,
725 .owner = THIS_MODULE,
726};
727
728static int amd_gpio_probe(struct platform_device *pdev)
729{
730 int ret = 0;
731 int irq_base;
732 struct resource *res;
733 struct amd_gpio *gpio_dev;
734
735 gpio_dev = devm_kzalloc(&pdev->dev,
736 sizeof(struct amd_gpio), GFP_KERNEL);
737 if (!gpio_dev)
738 return -ENOMEM;
739
740 spin_lock_init(&gpio_dev->lock);
741
742 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
743 if (!res) {
744 dev_err(&pdev->dev, "Failed to get gpio io resource.\n");
745 return -EINVAL;
746 }
747
748 gpio_dev->base = devm_ioremap_nocache(&pdev->dev, res->start,
749 resource_size(res));
750 if (!gpio_dev->base)
751 return -ENOMEM;
752
753 irq_base = platform_get_irq(pdev, 0);
754 if (irq_base < 0) {
755 dev_err(&pdev->dev, "Failed to get gpio IRQ.\n");
756 return -EINVAL;
757 }
758
759 gpio_dev->pdev = pdev;
760 gpio_dev->gc.direction_input = amd_gpio_direction_input;
761 gpio_dev->gc.direction_output = amd_gpio_direction_output;
762 gpio_dev->gc.get = amd_gpio_get_value;
763 gpio_dev->gc.set = amd_gpio_set_value;
764 gpio_dev->gc.set_debounce = amd_gpio_set_debounce;
765 gpio_dev->gc.dbg_show = amd_gpio_dbg_show;
766
767 gpio_dev->gc.base = 0;
768 gpio_dev->gc.label = pdev->name;
769 gpio_dev->gc.owner = THIS_MODULE;
770 gpio_dev->gc.parent = &pdev->dev;
771 gpio_dev->gc.ngpio = TOTAL_NUMBER_OF_PINS;
772#if defined(CONFIG_OF_GPIO)
773 gpio_dev->gc.of_node = pdev->dev.of_node;
774#endif
775
776 gpio_dev->groups = kerncz_groups;
777 gpio_dev->ngroups = ARRAY_SIZE(kerncz_groups);
778
779 amd_pinctrl_desc.name = dev_name(&pdev->dev);
780 gpio_dev->pctrl = devm_pinctrl_register(&pdev->dev, &amd_pinctrl_desc,
781 gpio_dev);
782 if (IS_ERR(gpio_dev->pctrl)) {
783 dev_err(&pdev->dev, "Couldn't register pinctrl driver\n");
784 return PTR_ERR(gpio_dev->pctrl);
785 }
786
787 ret = gpiochip_add_data(&gpio_dev->gc, gpio_dev);
788 if (ret)
789 return ret;
790
791 ret = gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),
792 0, 0, TOTAL_NUMBER_OF_PINS);
793 if (ret) {
794 dev_err(&pdev->dev, "Failed to add pin range\n");
795 goto out2;
796 }
797
798 ret = gpiochip_irqchip_add(&gpio_dev->gc,
799 &amd_gpio_irqchip,
800 0,
801 handle_simple_irq,
802 IRQ_TYPE_NONE);
803 if (ret) {
804 dev_err(&pdev->dev, "could not add irqchip\n");
805 ret = -ENODEV;
806 goto out2;
807 }
808
809 gpiochip_set_chained_irqchip(&gpio_dev->gc,
810 &amd_gpio_irqchip,
811 irq_base,
812 amd_gpio_irq_handler);
813
814 platform_set_drvdata(pdev, gpio_dev);
815
816 dev_dbg(&pdev->dev, "amd gpio driver loaded\n");
817 return ret;
818
819out2:
820 gpiochip_remove(&gpio_dev->gc);
821
822 return ret;
823}
824
825static int amd_gpio_remove(struct platform_device *pdev)
826{
827 struct amd_gpio *gpio_dev;
828
829 gpio_dev = platform_get_drvdata(pdev);
830
831 gpiochip_remove(&gpio_dev->gc);
832
833 return 0;
834}
835
836static const struct acpi_device_id amd_gpio_acpi_match[] = {
837 { "AMD0030", 0 },
838 { "AMDI0030", 0},
839 { },
840};
841MODULE_DEVICE_TABLE(acpi, amd_gpio_acpi_match);
842
843static struct platform_driver amd_gpio_driver = {
844 .driver = {
845 .name = "amd_gpio",
846 .acpi_match_table = ACPI_PTR(amd_gpio_acpi_match),
847 },
848 .probe = amd_gpio_probe,
849 .remove = amd_gpio_remove,
850};
851
852module_platform_driver(amd_gpio_driver);
853
854MODULE_LICENSE("GPL v2");
855MODULE_AUTHOR("Ken Xue <Ken.Xue@amd.com>, Jeff Wu <Jeff.Wu@amd.com>");
856MODULE_DESCRIPTION("AMD GPIO pinctrl driver");
857
