1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35#include <linux/spinlock.h>
36#include <linux/pci.h>
37#include <linux/io.h>
38#include <linux/delay.h>
39#include <linux/netdevice.h>
40#include <linux/vmalloc.h>
41#include <linux/module.h>
42#include <linux/prefetch.h>
43
44#include "qib.h"
45
46
47
48
49
50const char ib_qib_version[] = QIB_DRIVER_VERSION "\n";
51
52DEFINE_SPINLOCK(qib_devs_lock);
53LIST_HEAD(qib_dev_list);
54DEFINE_MUTEX(qib_mutex);
55
56unsigned qib_ibmtu;
57module_param_named(ibmtu, qib_ibmtu, uint, S_IRUGO);
58MODULE_PARM_DESC(ibmtu, "Set max IB MTU (0=2KB, 1=256, 2=512, ... 5=4096");
59
60unsigned qib_compat_ddr_negotiate = 1;
61module_param_named(compat_ddr_negotiate, qib_compat_ddr_negotiate, uint,
62 S_IWUSR | S_IRUGO);
63MODULE_PARM_DESC(compat_ddr_negotiate,
64 "Attempt pre-IBTA 1.2 DDR speed negotiation");
65
66MODULE_LICENSE("Dual BSD/GPL");
67MODULE_AUTHOR("Intel <ibsupport@intel.com>");
68MODULE_DESCRIPTION("Intel IB driver");
69
70
71
72
73
74
75#define QIB_PIO_MAXIBHDR 128
76
77
78
79
80#define QIB_MAX_PKT_RECV 64
81
82struct qlogic_ib_stats qib_stats;
83
84const char *qib_get_unit_name(int unit)
85{
86 static char iname[16];
87
88 snprintf(iname, sizeof(iname), "infinipath%u", unit);
89 return iname;
90}
91
92const char *qib_get_card_name(struct rvt_dev_info *rdi)
93{
94 struct qib_ibdev *ibdev = container_of(rdi, struct qib_ibdev, rdi);
95 struct qib_devdata *dd = container_of(ibdev,
96 struct qib_devdata, verbs_dev);
97 return qib_get_unit_name(dd->unit);
98}
99
100struct pci_dev *qib_get_pci_dev(struct rvt_dev_info *rdi)
101{
102 struct qib_ibdev *ibdev = container_of(rdi, struct qib_ibdev, rdi);
103 struct qib_devdata *dd = container_of(ibdev,
104 struct qib_devdata, verbs_dev);
105 return dd->pcidev;
106}
107
108
109
110
111int qib_count_active_units(void)
112{
113 struct qib_devdata *dd;
114 struct qib_pportdata *ppd;
115 unsigned long flags;
116 int pidx, nunits_active = 0;
117
118 spin_lock_irqsave(&qib_devs_lock, flags);
119 list_for_each_entry(dd, &qib_dev_list, list) {
120 if (!(dd->flags & QIB_PRESENT) || !dd->kregbase)
121 continue;
122 for (pidx = 0; pidx < dd->num_pports; ++pidx) {
123 ppd = dd->pport + pidx;
124 if (ppd->lid && (ppd->lflags & (QIBL_LINKINIT |
125 QIBL_LINKARMED | QIBL_LINKACTIVE))) {
126 nunits_active++;
127 break;
128 }
129 }
130 }
131 spin_unlock_irqrestore(&qib_devs_lock, flags);
132 return nunits_active;
133}
134
135
136
137
138
139
140int qib_count_units(int *npresentp, int *nupp)
141{
142 int nunits = 0, npresent = 0, nup = 0;
143 struct qib_devdata *dd;
144 unsigned long flags;
145 int pidx;
146 struct qib_pportdata *ppd;
147
148 spin_lock_irqsave(&qib_devs_lock, flags);
149
150 list_for_each_entry(dd, &qib_dev_list, list) {
151 nunits++;
152 if ((dd->flags & QIB_PRESENT) && dd->kregbase)
153 npresent++;
154 for (pidx = 0; pidx < dd->num_pports; ++pidx) {
155 ppd = dd->pport + pidx;
156 if (ppd->lid && (ppd->lflags & (QIBL_LINKINIT |
157 QIBL_LINKARMED | QIBL_LINKACTIVE)))
158 nup++;
159 }
160 }
161
162 spin_unlock_irqrestore(&qib_devs_lock, flags);
163
164 if (npresentp)
165 *npresentp = npresent;
166 if (nupp)
167 *nupp = nup;
168
169 return nunits;
170}
171
172
173
174
175
176
177
178
179
180
181
182
183
184int qib_wait_linkstate(struct qib_pportdata *ppd, u32 state, int msecs)
185{
186 int ret;
187 unsigned long flags;
188
189 spin_lock_irqsave(&ppd->lflags_lock, flags);
190 if (ppd->state_wanted) {
191 spin_unlock_irqrestore(&ppd->lflags_lock, flags);
192 ret = -EBUSY;
193 goto bail;
194 }
195 ppd->state_wanted = state;
196 spin_unlock_irqrestore(&ppd->lflags_lock, flags);
197 wait_event_interruptible_timeout(ppd->state_wait,
198 (ppd->lflags & state),
199 msecs_to_jiffies(msecs));
200 spin_lock_irqsave(&ppd->lflags_lock, flags);
201 ppd->state_wanted = 0;
202 spin_unlock_irqrestore(&ppd->lflags_lock, flags);
203
204 if (!(ppd->lflags & state))
205 ret = -ETIMEDOUT;
206 else
207 ret = 0;
208bail:
209 return ret;
210}
211
212int qib_set_linkstate(struct qib_pportdata *ppd, u8 newstate)
213{
214 u32 lstate;
215 int ret;
216 struct qib_devdata *dd = ppd->dd;
217 unsigned long flags;
218
219 switch (newstate) {
220 case QIB_IB_LINKDOWN_ONLY:
221 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LSTATE,
222 IB_LINKCMD_DOWN | IB_LINKINITCMD_NOP);
223
224 ret = 0;
225 goto bail;
226
227 case QIB_IB_LINKDOWN:
228 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LSTATE,
229 IB_LINKCMD_DOWN | IB_LINKINITCMD_POLL);
230
231 ret = 0;
232 goto bail;
233
234 case QIB_IB_LINKDOWN_SLEEP:
235 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LSTATE,
236 IB_LINKCMD_DOWN | IB_LINKINITCMD_SLEEP);
237
238 ret = 0;
239 goto bail;
240
241 case QIB_IB_LINKDOWN_DISABLE:
242 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LSTATE,
243 IB_LINKCMD_DOWN | IB_LINKINITCMD_DISABLE);
244
245 ret = 0;
246 goto bail;
247
248 case QIB_IB_LINKARM:
249 if (ppd->lflags & QIBL_LINKARMED) {
250 ret = 0;
251 goto bail;
252 }
253 if (!(ppd->lflags & (QIBL_LINKINIT | QIBL_LINKACTIVE))) {
254 ret = -EINVAL;
255 goto bail;
256 }
257
258
259
260
261
262
263 spin_lock_irqsave(&ppd->lflags_lock, flags);
264 ppd->lflags &= ~QIBL_LINKV;
265 spin_unlock_irqrestore(&ppd->lflags_lock, flags);
266 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LSTATE,
267 IB_LINKCMD_ARMED | IB_LINKINITCMD_NOP);
268 lstate = QIBL_LINKV;
269 break;
270
271 case QIB_IB_LINKACTIVE:
272 if (ppd->lflags & QIBL_LINKACTIVE) {
273 ret = 0;
274 goto bail;
275 }
276 if (!(ppd->lflags & QIBL_LINKARMED)) {
277 ret = -EINVAL;
278 goto bail;
279 }
280 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LSTATE,
281 IB_LINKCMD_ACTIVE | IB_LINKINITCMD_NOP);
282 lstate = QIBL_LINKACTIVE;
283 break;
284
285 default:
286 ret = -EINVAL;
287 goto bail;
288 }
289 ret = qib_wait_linkstate(ppd, lstate, 10);
290
291bail:
292 return ret;
293}
294
295
296
297
298
299static inline void *qib_get_egrbuf(const struct qib_ctxtdata *rcd, u32 etail)
300{
301 const u32 chunk = etail >> rcd->rcvegrbufs_perchunk_shift;
302 const u32 idx = etail & ((u32)rcd->rcvegrbufs_perchunk - 1);
303
304 return rcd->rcvegrbuf[chunk] + (idx << rcd->dd->rcvegrbufsize_shift);
305}
306
307
308
309
310
311static u32 qib_rcv_hdrerr(struct qib_ctxtdata *rcd, struct qib_pportdata *ppd,
312 u32 ctxt, u32 eflags, u32 l, u32 etail,
313 __le32 *rhf_addr, struct qib_message_header *rhdr)
314{
315 u32 ret = 0;
316
317 if (eflags & (QLOGIC_IB_RHF_H_ICRCERR | QLOGIC_IB_RHF_H_VCRCERR))
318 ret = 1;
319 else if (eflags == QLOGIC_IB_RHF_H_TIDERR) {
320
321 struct ib_header *hdr = (struct ib_header *)rhdr;
322 struct ib_other_headers *ohdr = NULL;
323 struct qib_ibport *ibp = &ppd->ibport_data;
324 struct qib_devdata *dd = ppd->dd;
325 struct rvt_dev_info *rdi = &dd->verbs_dev.rdi;
326 struct rvt_qp *qp = NULL;
327 u32 tlen = qib_hdrget_length_in_bytes(rhf_addr);
328 u16 lid = be16_to_cpu(hdr->lrh[1]);
329 int lnh = be16_to_cpu(hdr->lrh[0]) & 3;
330 u32 qp_num;
331 u32 opcode;
332 u32 psn;
333 int diff;
334
335
336 if (tlen < 24)
337 goto drop;
338
339 if (lid < be16_to_cpu(IB_MULTICAST_LID_BASE)) {
340 lid &= ~((1 << ppd->lmc) - 1);
341 if (unlikely(lid != ppd->lid))
342 goto drop;
343 }
344
345
346 if (lnh == QIB_LRH_BTH)
347 ohdr = &hdr->u.oth;
348 else if (lnh == QIB_LRH_GRH) {
349 u32 vtf;
350
351 ohdr = &hdr->u.l.oth;
352 if (hdr->u.l.grh.next_hdr != IB_GRH_NEXT_HDR)
353 goto drop;
354 vtf = be32_to_cpu(hdr->u.l.grh.version_tclass_flow);
355 if ((vtf >> IB_GRH_VERSION_SHIFT) != IB_GRH_VERSION)
356 goto drop;
357 } else
358 goto drop;
359
360
361 opcode = be32_to_cpu(ohdr->bth[0]);
362 opcode >>= 24;
363 psn = be32_to_cpu(ohdr->bth[2]);
364
365
366 qp_num = be32_to_cpu(ohdr->bth[1]) & RVT_QPN_MASK;
367 if (qp_num != QIB_MULTICAST_QPN) {
368 int ruc_res;
369
370 rcu_read_lock();
371 qp = rvt_lookup_qpn(rdi, &ibp->rvp, qp_num);
372 if (!qp) {
373 rcu_read_unlock();
374 goto drop;
375 }
376
377
378
379
380
381 spin_lock(&qp->r_lock);
382
383
384 if (!(ib_rvt_state_ops[qp->state] &
385 RVT_PROCESS_RECV_OK)) {
386 ibp->rvp.n_pkt_drops++;
387 goto unlock;
388 }
389
390 switch (qp->ibqp.qp_type) {
391 case IB_QPT_RC:
392 ruc_res =
393 qib_ruc_check_hdr(
394 ibp, hdr,
395 lnh == QIB_LRH_GRH,
396 qp,
397 be32_to_cpu(ohdr->bth[0]));
398 if (ruc_res)
399 goto unlock;
400
401
402 if (opcode <
403 IB_OPCODE_RC_RDMA_READ_RESPONSE_FIRST) {
404 diff = qib_cmp24(psn, qp->r_psn);
405 if (!qp->r_nak_state && diff >= 0) {
406 ibp->rvp.n_rc_seqnak++;
407 qp->r_nak_state =
408 IB_NAK_PSN_ERROR;
409
410 qp->r_ack_psn = qp->r_psn;
411
412
413
414
415
416
417
418
419 if (list_empty(&qp->rspwait)) {
420 qp->r_flags |=
421 RVT_R_RSP_NAK;
422 rvt_get_qp(qp);
423 list_add_tail(
424 &qp->rspwait,
425 &rcd->qp_wait_list);
426 }
427 }
428 }
429 break;
430 case IB_QPT_SMI:
431 case IB_QPT_GSI:
432 case IB_QPT_UD:
433 case IB_QPT_UC:
434 default:
435
436 break;
437 }
438
439unlock:
440 spin_unlock(&qp->r_lock);
441 rcu_read_unlock();
442 }
443 }
444
445drop:
446 return ret;
447}
448
449
450
451
452
453
454
455
456
457
458
459
460u32 qib_kreceive(struct qib_ctxtdata *rcd, u32 *llic, u32 *npkts)
461{
462 struct qib_devdata *dd = rcd->dd;
463 struct qib_pportdata *ppd = rcd->ppd;
464 __le32 *rhf_addr;
465 void *ebuf;
466 const u32 rsize = dd->rcvhdrentsize;
467 const u32 maxcnt = dd->rcvhdrcnt * rsize;
468 u32 etail = -1, l, hdrqtail;
469 struct qib_message_header *hdr;
470 u32 eflags, etype, tlen, i = 0, updegr = 0, crcs = 0;
471 int last;
472 u64 lval;
473 struct rvt_qp *qp, *nqp;
474
475 l = rcd->head;
476 rhf_addr = (__le32 *) rcd->rcvhdrq + l + dd->rhf_offset;
477 if (dd->flags & QIB_NODMA_RTAIL) {
478 u32 seq = qib_hdrget_seq(rhf_addr);
479
480 if (seq != rcd->seq_cnt)
481 goto bail;
482 hdrqtail = 0;
483 } else {
484 hdrqtail = qib_get_rcvhdrtail(rcd);
485 if (l == hdrqtail)
486 goto bail;
487 smp_rmb();
488 }
489
490 for (last = 0, i = 1; !last; i += !last) {
491 hdr = dd->f_get_msgheader(dd, rhf_addr);
492 eflags = qib_hdrget_err_flags(rhf_addr);
493 etype = qib_hdrget_rcv_type(rhf_addr);
494
495 tlen = qib_hdrget_length_in_bytes(rhf_addr);
496 ebuf = NULL;
497 if ((dd->flags & QIB_NODMA_RTAIL) ?
498 qib_hdrget_use_egr_buf(rhf_addr) :
499 (etype != RCVHQ_RCV_TYPE_EXPECTED)) {
500 etail = qib_hdrget_index(rhf_addr);
501 updegr = 1;
502 if (tlen > sizeof(*hdr) ||
503 etype >= RCVHQ_RCV_TYPE_NON_KD) {
504 ebuf = qib_get_egrbuf(rcd, etail);
505 prefetch_range(ebuf, tlen - sizeof(*hdr));
506 }
507 }
508 if (!eflags) {
509 u16 lrh_len = be16_to_cpu(hdr->lrh[2]) << 2;
510
511 if (lrh_len != tlen) {
512 qib_stats.sps_lenerrs++;
513 goto move_along;
514 }
515 }
516 if (etype == RCVHQ_RCV_TYPE_NON_KD && !eflags &&
517 ebuf == NULL &&
518 tlen > (dd->rcvhdrentsize - 2 + 1 -
519 qib_hdrget_offset(rhf_addr)) << 2) {
520 goto move_along;
521 }
522
523
524
525
526
527 if (unlikely(eflags))
528 crcs += qib_rcv_hdrerr(rcd, ppd, rcd->ctxt, eflags, l,
529 etail, rhf_addr, hdr);
530 else if (etype == RCVHQ_RCV_TYPE_NON_KD) {
531 qib_ib_rcv(rcd, hdr, ebuf, tlen);
532 if (crcs)
533 crcs--;
534 else if (llic && *llic)
535 --*llic;
536 }
537move_along:
538 l += rsize;
539 if (l >= maxcnt)
540 l = 0;
541 if (i == QIB_MAX_PKT_RECV)
542 last = 1;
543
544 rhf_addr = (__le32 *) rcd->rcvhdrq + l + dd->rhf_offset;
545 if (dd->flags & QIB_NODMA_RTAIL) {
546 u32 seq = qib_hdrget_seq(rhf_addr);
547
548 if (++rcd->seq_cnt > 13)
549 rcd->seq_cnt = 1;
550 if (seq != rcd->seq_cnt)
551 last = 1;
552 } else if (l == hdrqtail)
553 last = 1;
554
555
556
557
558
559
560 lval = l;
561 if (!last && !(i & 0xf)) {
562 dd->f_update_usrhead(rcd, lval, updegr, etail, i);
563 updegr = 0;
564 }
565 }
566
567 rcd->head = l;
568
569
570
571
572
573 list_for_each_entry_safe(qp, nqp, &rcd->qp_wait_list, rspwait) {
574 list_del_init(&qp->rspwait);
575 if (qp->r_flags & RVT_R_RSP_NAK) {
576 qp->r_flags &= ~RVT_R_RSP_NAK;
577 qib_send_rc_ack(qp);
578 }
579 if (qp->r_flags & RVT_R_RSP_SEND) {
580 unsigned long flags;
581
582 qp->r_flags &= ~RVT_R_RSP_SEND;
583 spin_lock_irqsave(&qp->s_lock, flags);
584 if (ib_rvt_state_ops[qp->state] &
585 RVT_PROCESS_OR_FLUSH_SEND)
586 qib_schedule_send(qp);
587 spin_unlock_irqrestore(&qp->s_lock, flags);
588 }
589 rvt_put_qp(qp);
590 }
591
592bail:
593
594 if (npkts)
595 *npkts = i;
596
597
598
599
600
601 lval = (u64)rcd->head | dd->rhdrhead_intr_off;
602 dd->f_update_usrhead(rcd, lval, updegr, etail, i);
603 return crcs;
604}
605
606
607
608
609
610
611
612
613
614
615
616
617
618int qib_set_mtu(struct qib_pportdata *ppd, u16 arg)
619{
620 u32 piosize;
621 int ret, chk;
622
623 if (arg != 256 && arg != 512 && arg != 1024 && arg != 2048 &&
624 arg != 4096) {
625 ret = -EINVAL;
626 goto bail;
627 }
628 chk = ib_mtu_enum_to_int(qib_ibmtu);
629 if (chk > 0 && arg > chk) {
630 ret = -EINVAL;
631 goto bail;
632 }
633
634 piosize = ppd->ibmaxlen;
635 ppd->ibmtu = arg;
636
637 if (arg >= (piosize - QIB_PIO_MAXIBHDR)) {
638
639 if (piosize != ppd->init_ibmaxlen) {
640 if (arg > piosize && arg <= ppd->init_ibmaxlen)
641 piosize = ppd->init_ibmaxlen - 2 * sizeof(u32);
642 ppd->ibmaxlen = piosize;
643 }
644 } else if ((arg + QIB_PIO_MAXIBHDR) != ppd->ibmaxlen) {
645 piosize = arg + QIB_PIO_MAXIBHDR - 2 * sizeof(u32);
646 ppd->ibmaxlen = piosize;
647 }
648
649 ppd->dd->f_set_ib_cfg(ppd, QIB_IB_CFG_MTU, 0);
650
651 ret = 0;
652
653bail:
654 return ret;
655}
656
657int qib_set_lid(struct qib_pportdata *ppd, u32 lid, u8 lmc)
658{
659 struct qib_devdata *dd = ppd->dd;
660
661 ppd->lid = lid;
662 ppd->lmc = lmc;
663
664 dd->f_set_ib_cfg(ppd, QIB_IB_CFG_LIDLMC,
665 lid | (~((1U << lmc) - 1)) << 16);
666
667 qib_devinfo(dd->pcidev, "IB%u:%u got a lid: 0x%x\n",
668 dd->unit, ppd->port, lid);
669
670 return 0;
671}
672
673
674
675
676
677
678
679
680#define LED_OVER_FREQ_SHIFT 8
681#define LED_OVER_FREQ_MASK (0xFF<<LED_OVER_FREQ_SHIFT)
682
683#define LED_OVER_BOTH_OFF (8)
684
685static void qib_run_led_override(unsigned long opaque)
686{
687 struct qib_pportdata *ppd = (struct qib_pportdata *)opaque;
688 struct qib_devdata *dd = ppd->dd;
689 int timeoff;
690 int ph_idx;
691
692 if (!(dd->flags & QIB_INITTED))
693 return;
694
695 ph_idx = ppd->led_override_phase++ & 1;
696 ppd->led_override = ppd->led_override_vals[ph_idx];
697 timeoff = ppd->led_override_timeoff;
698
699 dd->f_setextled(ppd, 1);
700
701
702
703
704 if (ppd->led_override_vals[0] || ppd->led_override_vals[1])
705 mod_timer(&ppd->led_override_timer, jiffies + timeoff);
706}
707
708void qib_set_led_override(struct qib_pportdata *ppd, unsigned int val)
709{
710 struct qib_devdata *dd = ppd->dd;
711 int timeoff, freq;
712
713 if (!(dd->flags & QIB_INITTED))
714 return;
715
716
717 timeoff = HZ;
718 freq = (val & LED_OVER_FREQ_MASK) >> LED_OVER_FREQ_SHIFT;
719
720 if (freq) {
721
722 ppd->led_override_vals[0] = val & 0xF;
723 ppd->led_override_vals[1] = (val >> 4) & 0xF;
724 timeoff = (HZ << 4)/freq;
725 } else {
726
727 ppd->led_override_vals[0] = val & 0xF;
728 ppd->led_override_vals[1] = val & 0xF;
729 }
730 ppd->led_override_timeoff = timeoff;
731
732
733
734
735
736 if (atomic_inc_return(&ppd->led_override_timer_active) == 1) {
737
738 init_timer(&ppd->led_override_timer);
739 ppd->led_override_timer.function = qib_run_led_override;
740 ppd->led_override_timer.data = (unsigned long) ppd;
741 ppd->led_override_timer.expires = jiffies + 1;
742 add_timer(&ppd->led_override_timer);
743 } else {
744 if (ppd->led_override_vals[0] || ppd->led_override_vals[1])
745 mod_timer(&ppd->led_override_timer, jiffies + 1);
746 atomic_dec(&ppd->led_override_timer_active);
747 }
748}
749
750
751
752
753
754
755
756
757
758
759int qib_reset_device(int unit)
760{
761 int ret, i;
762 struct qib_devdata *dd = qib_lookup(unit);
763 struct qib_pportdata *ppd;
764 unsigned long flags;
765 int pidx;
766
767 if (!dd) {
768 ret = -ENODEV;
769 goto bail;
770 }
771
772 qib_devinfo(dd->pcidev, "Reset on unit %u requested\n", unit);
773
774 if (!dd->kregbase || !(dd->flags & QIB_PRESENT)) {
775 qib_devinfo(dd->pcidev,
776 "Invalid unit number %u or not initialized or not present\n",
777 unit);
778 ret = -ENXIO;
779 goto bail;
780 }
781
782 spin_lock_irqsave(&dd->uctxt_lock, flags);
783 if (dd->rcd)
784 for (i = dd->first_user_ctxt; i < dd->cfgctxts; i++) {
785 if (!dd->rcd[i] || !dd->rcd[i]->cnt)
786 continue;
787 spin_unlock_irqrestore(&dd->uctxt_lock, flags);
788 ret = -EBUSY;
789 goto bail;
790 }
791 spin_unlock_irqrestore(&dd->uctxt_lock, flags);
792
793 for (pidx = 0; pidx < dd->num_pports; ++pidx) {
794 ppd = dd->pport + pidx;
795 if (atomic_read(&ppd->led_override_timer_active)) {
796
797 del_timer_sync(&ppd->led_override_timer);
798 atomic_set(&ppd->led_override_timer_active, 0);
799 }
800
801
802 ppd->led_override = LED_OVER_BOTH_OFF;
803 dd->f_setextled(ppd, 0);
804 if (dd->flags & QIB_HAS_SEND_DMA)
805 qib_teardown_sdma(ppd);
806 }
807
808 ret = dd->f_reset(dd);
809 if (ret == 1)
810 ret = qib_init(dd, 1);
811 else
812 ret = -EAGAIN;
813 if (ret)
814 qib_dev_err(dd,
815 "Reinitialize unit %u after reset failed with %d\n",
816 unit, ret);
817 else
818 qib_devinfo(dd->pcidev,
819 "Reinitialized unit %u after resetting\n",
820 unit);
821
822bail:
823 return ret;
824}
825