linux/include/dt-bindings/clock/r8a7793-cpg-mssr.h
<<
>>
Prefs
   1/*
   2 * Copyright (C) 2015 Renesas Electronics Corp.
   3 *
   4 * This program is free software; you can redistribute it and/or modify
   5 * it under the terms of the GNU General Public License as published by
   6 * the Free Software Foundation; either version 2 of the License, or
   7 * (at your option) any later version.
   8 */
   9
  10#ifndef __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__
  11#define __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__
  12
  13#include <dt-bindings/clock/renesas-cpg-mssr.h>
  14
  15/* r8a7793 CPG Core Clocks */
  16#define R8A7793_CLK_Z                   0
  17#define R8A7793_CLK_ZG                  1
  18#define R8A7793_CLK_ZTR                 2
  19#define R8A7793_CLK_ZTRD2               3
  20#define R8A7793_CLK_ZT                  4
  21#define R8A7793_CLK_ZX                  5
  22#define R8A7793_CLK_ZS                  6
  23#define R8A7793_CLK_HP                  7
  24#define R8A7793_CLK_I                   8
  25#define R8A7793_CLK_B                   9
  26#define R8A7793_CLK_LB                  10
  27#define R8A7793_CLK_P                   11
  28#define R8A7793_CLK_CL                  12
  29#define R8A7793_CLK_M2                  13
  30#define R8A7793_CLK_ADSP                14
  31#define R8A7793_CLK_ZB3                 15
  32#define R8A7793_CLK_ZB3D2               16
  33#define R8A7793_CLK_DDR                 17
  34#define R8A7793_CLK_SDH                 18
  35#define R8A7793_CLK_SD0                 19
  36#define R8A7793_CLK_SD2                 20
  37#define R8A7793_CLK_SD3                 21
  38#define R8A7793_CLK_MMC0                22
  39#define R8A7793_CLK_MP                  23
  40#define R8A7793_CLK_SSP                 24
  41#define R8A7793_CLK_SSPRS               25
  42#define R8A7793_CLK_QSPI                26
  43#define R8A7793_CLK_CP                  27
  44#define R8A7793_CLK_RCAN                28
  45#define R8A7793_CLK_R                   29
  46#define R8A7793_CLK_OSC                 30
  47
  48#endif /* __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__ */
  49