1
2
3
4
5
6
7
8
9
10
11
12
13#undef DEBUG
14
15#include <linux/export.h>
16#include <linux/string.h>
17#include <linux/sched.h>
18#include <linux/init.h>
19#include <linux/kernel.h>
20#include <linux/reboot.h>
21#include <linux/delay.h>
22#include <linux/initrd.h>
23#include <linux/platform_device.h>
24#include <linux/seq_file.h>
25#include <linux/ioport.h>
26#include <linux/console.h>
27#include <linux/screen_info.h>
28#include <linux/root_dev.h>
29#include <linux/notifier.h>
30#include <linux/cpu.h>
31#include <linux/unistd.h>
32#include <linux/serial.h>
33#include <linux/serial_8250.h>
34#include <linux/percpu.h>
35#include <linux/memblock.h>
36#include <linux/of_platform.h>
37#include <linux/hugetlb.h>
38#include <asm/debugfs.h>
39#include <asm/io.h>
40#include <asm/paca.h>
41#include <asm/prom.h>
42#include <asm/processor.h>
43#include <asm/vdso_datapage.h>
44#include <asm/pgtable.h>
45#include <asm/smp.h>
46#include <asm/elf.h>
47#include <asm/machdep.h>
48#include <asm/time.h>
49#include <asm/cputable.h>
50#include <asm/sections.h>
51#include <asm/firmware.h>
52#include <asm/btext.h>
53#include <asm/nvram.h>
54#include <asm/setup.h>
55#include <asm/rtas.h>
56#include <asm/iommu.h>
57#include <asm/serial.h>
58#include <asm/cache.h>
59#include <asm/page.h>
60#include <asm/mmu.h>
61#include <asm/xmon.h>
62#include <asm/cputhreads.h>
63#include <mm/mmu_decl.h>
64#include <asm/fadump.h>
65#include <asm/udbg.h>
66#include <asm/hugetlb.h>
67#include <asm/livepatch.h>
68#include <asm/mmu_context.h>
69#include <asm/cpu_has_feature.h>
70
71#include "setup.h"
72
73#ifdef DEBUG
74#include <asm/udbg.h>
75#define DBG(fmt...) udbg_printf(fmt)
76#else
77#define DBG(fmt...)
78#endif
79
80
81
82struct machdep_calls ppc_md;
83EXPORT_SYMBOL(ppc_md);
84struct machdep_calls *machine_id;
85EXPORT_SYMBOL(machine_id);
86
87int boot_cpuid = -1;
88EXPORT_SYMBOL_GPL(boot_cpuid);
89
90
91
92
93
94int dcache_bsize;
95int icache_bsize;
96int ucache_bsize;
97
98
99unsigned long klimit = (unsigned long) _end;
100
101
102
103
104struct screen_info screen_info = {
105 .orig_x = 0,
106 .orig_y = 25,
107 .orig_video_cols = 80,
108 .orig_video_lines = 25,
109 .orig_video_isVGA = 1,
110 .orig_video_points = 16
111};
112#if defined(CONFIG_FB_VGA16_MODULE)
113EXPORT_SYMBOL(screen_info);
114#endif
115
116
117int of_i8042_kbd_irq;
118EXPORT_SYMBOL_GPL(of_i8042_kbd_irq);
119int of_i8042_aux_irq;
120EXPORT_SYMBOL_GPL(of_i8042_aux_irq);
121
122#ifdef __DO_IRQ_CANON
123
124int ppc_do_canonicalize_irqs;
125EXPORT_SYMBOL(ppc_do_canonicalize_irqs);
126#endif
127
128#ifdef CONFIG_CRASH_CORE
129
130int crashing_cpu = -1;
131#endif
132
133
134void machine_shutdown(void)
135{
136#ifdef CONFIG_FA_DUMP
137
138
139
140
141 fadump_cleanup();
142#endif
143
144 if (ppc_md.machine_shutdown)
145 ppc_md.machine_shutdown();
146}
147
148static void machine_hang(void)
149{
150 pr_emerg("System Halted, OK to turn off power\n");
151 local_irq_disable();
152 while (1)
153 ;
154}
155
156void machine_restart(char *cmd)
157{
158 machine_shutdown();
159 if (ppc_md.restart)
160 ppc_md.restart(cmd);
161
162 smp_send_stop();
163
164 do_kernel_restart(cmd);
165 mdelay(1000);
166
167 machine_hang();
168}
169
170void machine_power_off(void)
171{
172 machine_shutdown();
173 if (pm_power_off)
174 pm_power_off();
175
176 smp_send_stop();
177 machine_hang();
178}
179
180EXPORT_SYMBOL_GPL(machine_power_off);
181
182void (*pm_power_off)(void);
183EXPORT_SYMBOL_GPL(pm_power_off);
184
185void machine_halt(void)
186{
187 machine_shutdown();
188 if (ppc_md.halt)
189 ppc_md.halt();
190
191 smp_send_stop();
192 machine_hang();
193}
194
195
196#ifdef CONFIG_TAU
197extern u32 cpu_temp(unsigned long cpu);
198extern u32 cpu_temp_both(unsigned long cpu);
199#endif
200
201#ifdef CONFIG_SMP
202DEFINE_PER_CPU(unsigned int, cpu_pvr);
203#endif
204
205static void show_cpuinfo_summary(struct seq_file *m)
206{
207 struct device_node *root;
208 const char *model = NULL;
209#if defined(CONFIG_SMP) && defined(CONFIG_PPC32)
210 unsigned long bogosum = 0;
211 int i;
212 for_each_online_cpu(i)
213 bogosum += loops_per_jiffy;
214 seq_printf(m, "total bogomips\t: %lu.%02lu\n",
215 bogosum/(500000/HZ), bogosum/(5000/HZ) % 100);
216#endif
217 seq_printf(m, "timebase\t: %lu\n", ppc_tb_freq);
218 if (ppc_md.name)
219 seq_printf(m, "platform\t: %s\n", ppc_md.name);
220 root = of_find_node_by_path("/");
221 if (root)
222 model = of_get_property(root, "model", NULL);
223 if (model)
224 seq_printf(m, "model\t\t: %s\n", model);
225 of_node_put(root);
226
227 if (ppc_md.show_cpuinfo != NULL)
228 ppc_md.show_cpuinfo(m);
229
230#ifdef CONFIG_PPC32
231
232 seq_printf(m, "Memory\t\t: %d MB\n",
233 (unsigned int)(total_memory / (1024 * 1024)));
234#endif
235}
236
237static int show_cpuinfo(struct seq_file *m, void *v)
238{
239 unsigned long cpu_id = (unsigned long)v - 1;
240 unsigned int pvr;
241 unsigned long proc_freq;
242 unsigned short maj;
243 unsigned short min;
244
245
246
247 preempt_disable();
248 if (!cpu_online(cpu_id)) {
249 preempt_enable();
250 return 0;
251 }
252
253#ifdef CONFIG_SMP
254 pvr = per_cpu(cpu_pvr, cpu_id);
255#else
256 pvr = mfspr(SPRN_PVR);
257#endif
258 maj = (pvr >> 8) & 0xFF;
259 min = pvr & 0xFF;
260
261 seq_printf(m, "processor\t: %lu\n", cpu_id);
262 seq_printf(m, "cpu\t\t: ");
263
264 if (cur_cpu_spec->pvr_mask && cur_cpu_spec->cpu_name)
265 seq_printf(m, "%s", cur_cpu_spec->cpu_name);
266 else
267 seq_printf(m, "unknown (%08x)", pvr);
268
269#ifdef CONFIG_ALTIVEC
270 if (cpu_has_feature(CPU_FTR_ALTIVEC))
271 seq_printf(m, ", altivec supported");
272#endif
273
274 seq_printf(m, "\n");
275
276#ifdef CONFIG_TAU
277 if (cur_cpu_spec->cpu_features & CPU_FTR_TAU) {
278#ifdef CONFIG_TAU_AVERAGE
279
280 seq_printf(m, "temperature \t: %u C (uncalibrated)\n",
281 cpu_temp(cpu_id));
282#else
283
284 u32 temp;
285 temp = cpu_temp_both(cpu_id);
286 seq_printf(m, "temperature \t: %u-%u C (uncalibrated)\n",
287 temp & 0xff, temp >> 16);
288#endif
289 }
290#endif
291
292
293
294
295
296
297
298 if (ppc_md.get_proc_freq)
299 proc_freq = ppc_md.get_proc_freq(cpu_id);
300 else
301 proc_freq = ppc_proc_freq;
302
303 if (proc_freq)
304 seq_printf(m, "clock\t\t: %lu.%06luMHz\n",
305 proc_freq / 1000000, proc_freq % 1000000);
306
307 if (ppc_md.show_percpuinfo != NULL)
308 ppc_md.show_percpuinfo(m, cpu_id);
309
310
311
312 if (PVR_VER(pvr) & 0x8000) {
313 switch (PVR_VER(pvr)) {
314 case 0x8000:
315 case 0x8001:
316 case 0x8002:
317 case 0x8003:
318 case 0x8004:
319 case 0x800c:
320 maj = ((pvr >> 8) & 0xF);
321 min = PVR_MIN(pvr);
322 break;
323 default:
324 maj = PVR_MAJ(pvr);
325 min = PVR_MIN(pvr);
326 break;
327 }
328 } else {
329 switch (PVR_VER(pvr)) {
330 case 0x0020:
331 maj = PVR_MAJ(pvr) + 1;
332 min = PVR_MIN(pvr);
333 break;
334 case 0x1008:
335 maj = ((pvr >> 8) & 0xFF) - 1;
336 min = pvr & 0xFF;
337 break;
338 case 0x004e:
339 maj = (pvr >> 8) & 0x0F;
340 min = pvr & 0xFF;
341 break;
342 default:
343 maj = (pvr >> 8) & 0xFF;
344 min = pvr & 0xFF;
345 break;
346 }
347 }
348
349 seq_printf(m, "revision\t: %hd.%hd (pvr %04x %04x)\n",
350 maj, min, PVR_VER(pvr), PVR_REV(pvr));
351
352#ifdef CONFIG_PPC32
353 seq_printf(m, "bogomips\t: %lu.%02lu\n",
354 loops_per_jiffy / (500000/HZ),
355 (loops_per_jiffy / (5000/HZ)) % 100);
356#endif
357
358#ifdef CONFIG_SMP
359 seq_printf(m, "\n");
360#endif
361
362 preempt_enable();
363
364
365 if (cpumask_next(cpu_id, cpu_online_mask) >= nr_cpu_ids)
366 show_cpuinfo_summary(m);
367
368 return 0;
369}
370
371static void *c_start(struct seq_file *m, loff_t *pos)
372{
373 if (*pos == 0)
374 *pos = cpumask_first(cpu_online_mask);
375 else
376 *pos = cpumask_next(*pos - 1, cpu_online_mask);
377 if ((*pos) < nr_cpu_ids)
378 return (void *)(unsigned long)(*pos + 1);
379 return NULL;
380}
381
382static void *c_next(struct seq_file *m, void *v, loff_t *pos)
383{
384 (*pos)++;
385 return c_start(m, pos);
386}
387
388static void c_stop(struct seq_file *m, void *v)
389{
390}
391
392const struct seq_operations cpuinfo_op = {
393 .start =c_start,
394 .next = c_next,
395 .stop = c_stop,
396 .show = show_cpuinfo,
397};
398
399void __init check_for_initrd(void)
400{
401#ifdef CONFIG_BLK_DEV_INITRD
402 DBG(" -> check_for_initrd() initrd_start=0x%lx initrd_end=0x%lx\n",
403 initrd_start, initrd_end);
404
405
406
407
408 if (is_kernel_addr(initrd_start) && is_kernel_addr(initrd_end) &&
409 initrd_end > initrd_start)
410 ROOT_DEV = Root_RAM0;
411 else
412 initrd_start = initrd_end = 0;
413
414 if (initrd_start)
415 pr_info("Found initrd at 0x%lx:0x%lx\n", initrd_start, initrd_end);
416
417 DBG(" <- check_for_initrd()\n");
418#endif
419}
420
421#ifdef CONFIG_SMP
422
423int threads_per_core, threads_per_subcore, threads_shift;
424cpumask_t threads_core_mask;
425EXPORT_SYMBOL_GPL(threads_per_core);
426EXPORT_SYMBOL_GPL(threads_per_subcore);
427EXPORT_SYMBOL_GPL(threads_shift);
428EXPORT_SYMBOL_GPL(threads_core_mask);
429
430static void __init cpu_init_thread_core_maps(int tpc)
431{
432 int i;
433
434 threads_per_core = tpc;
435 threads_per_subcore = tpc;
436 cpumask_clear(&threads_core_mask);
437
438
439
440
441 threads_shift = ilog2(tpc);
442 BUG_ON(tpc != (1 << threads_shift));
443
444 for (i = 0; i < tpc; i++)
445 cpumask_set_cpu(i, &threads_core_mask);
446
447 printk(KERN_INFO "CPU maps initialized for %d thread%s per core\n",
448 tpc, tpc > 1 ? "s" : "");
449 printk(KERN_DEBUG " (thread shift is %d)\n", threads_shift);
450}
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471void __init smp_setup_cpu_maps(void)
472{
473 struct device_node *dn = NULL;
474 int cpu = 0;
475 int nthreads = 1;
476
477 DBG("smp_setup_cpu_maps()\n");
478
479 while ((dn = of_find_node_by_type(dn, "cpu")) && cpu < nr_cpu_ids) {
480 const __be32 *intserv;
481 __be32 cpu_be;
482 int j, len;
483
484 DBG(" * %pOF...\n", dn);
485
486 intserv = of_get_property(dn, "ibm,ppc-interrupt-server#s",
487 &len);
488 if (intserv) {
489 DBG(" ibm,ppc-interrupt-server#s -> %d threads\n",
490 nthreads);
491 } else {
492 DBG(" no ibm,ppc-interrupt-server#s -> 1 thread\n");
493 intserv = of_get_property(dn, "reg", &len);
494 if (!intserv) {
495 cpu_be = cpu_to_be32(cpu);
496 intserv = &cpu_be;
497 len = 4;
498 }
499 }
500
501 nthreads = len / sizeof(int);
502
503 for (j = 0; j < nthreads && cpu < nr_cpu_ids; j++) {
504 bool avail;
505
506 DBG(" thread %d -> cpu %d (hard id %d)\n",
507 j, cpu, be32_to_cpu(intserv[j]));
508
509 avail = of_device_is_available(dn);
510 if (!avail)
511 avail = !of_property_match_string(dn,
512 "enable-method", "spin-table");
513
514 set_cpu_present(cpu, avail);
515 set_hard_smp_processor_id(cpu, be32_to_cpu(intserv[j]));
516 set_cpu_possible(cpu, true);
517 cpu++;
518 }
519 }
520
521
522 if (!cpu_has_feature(CPU_FTR_SMT)) {
523 DBG(" SMT disabled ! nthreads forced to 1\n");
524 nthreads = 1;
525 }
526
527#ifdef CONFIG_PPC64
528
529
530
531
532 if (firmware_has_feature(FW_FEATURE_LPAR) &&
533 (dn = of_find_node_by_path("/rtas"))) {
534 int num_addr_cell, num_size_cell, maxcpus;
535 const __be32 *ireg;
536
537 num_addr_cell = of_n_addr_cells(dn);
538 num_size_cell = of_n_size_cells(dn);
539
540 ireg = of_get_property(dn, "ibm,lrdr-capacity", NULL);
541
542 if (!ireg)
543 goto out;
544
545 maxcpus = be32_to_cpup(ireg + num_addr_cell + num_size_cell);
546
547
548 if (cpu_has_feature(CPU_FTR_SMT))
549 maxcpus *= nthreads;
550
551 if (maxcpus > nr_cpu_ids) {
552 printk(KERN_WARNING
553 "Partition configured for %d cpus, "
554 "operating system maximum is %u.\n",
555 maxcpus, nr_cpu_ids);
556 maxcpus = nr_cpu_ids;
557 } else
558 printk(KERN_INFO "Partition configured for %d cpus.\n",
559 maxcpus);
560
561 for (cpu = 0; cpu < maxcpus; cpu++)
562 set_cpu_possible(cpu, true);
563 out:
564 of_node_put(dn);
565 }
566 vdso_data->processorCount = num_present_cpus();
567#endif
568
569
570
571
572
573
574
575 cpu_init_thread_core_maps(nthreads);
576
577
578 setup_nr_cpu_ids();
579
580 free_unused_pacas();
581}
582#endif
583
584#ifdef CONFIG_PCSPKR_PLATFORM
585static __init int add_pcspkr(void)
586{
587 struct device_node *np;
588 struct platform_device *pd;
589 int ret;
590
591 np = of_find_compatible_node(NULL, NULL, "pnpPNP,100");
592 of_node_put(np);
593 if (!np)
594 return -ENODEV;
595
596 pd = platform_device_alloc("pcspkr", -1);
597 if (!pd)
598 return -ENOMEM;
599
600 ret = platform_device_add(pd);
601 if (ret)
602 platform_device_put(pd);
603
604 return ret;
605}
606device_initcall(add_pcspkr);
607#endif
608
609void probe_machine(void)
610{
611 extern struct machdep_calls __machine_desc_start;
612 extern struct machdep_calls __machine_desc_end;
613 unsigned int i;
614
615
616
617
618
619 DBG("Probing machine type ...\n");
620
621
622
623
624
625 for (i = 0; i < (sizeof(ppc_md) / sizeof(void *)); i++) {
626 if (((void **)&ppc_md)[i]) {
627 printk(KERN_ERR "Entry %d in ppc_md non empty before"
628 " machine probe !\n", i);
629 }
630 }
631
632 for (machine_id = &__machine_desc_start;
633 machine_id < &__machine_desc_end;
634 machine_id++) {
635 DBG(" %s ...", machine_id->name);
636 memcpy(&ppc_md, machine_id, sizeof(struct machdep_calls));
637 if (ppc_md.probe()) {
638 DBG(" match !\n");
639 break;
640 }
641 DBG("\n");
642 }
643
644 if (machine_id >= &__machine_desc_end) {
645 DBG("No suitable machine found !\n");
646 for (;;);
647 }
648
649 printk(KERN_INFO "Using %s machine description\n", ppc_md.name);
650}
651
652
653int check_legacy_ioport(unsigned long base_port)
654{
655 struct device_node *parent, *np = NULL;
656 int ret = -ENODEV;
657
658 switch(base_port) {
659 case I8042_DATA_REG:
660 if (!(np = of_find_compatible_node(NULL, NULL, "pnpPNP,303")))
661 np = of_find_compatible_node(NULL, NULL, "pnpPNP,f03");
662 if (np) {
663 parent = of_get_parent(np);
664
665 of_i8042_kbd_irq = irq_of_parse_and_map(parent, 0);
666 if (!of_i8042_kbd_irq)
667 of_i8042_kbd_irq = 1;
668
669 of_i8042_aux_irq = irq_of_parse_and_map(parent, 1);
670 if (!of_i8042_aux_irq)
671 of_i8042_aux_irq = 12;
672
673 of_node_put(np);
674 np = parent;
675 break;
676 }
677 np = of_find_node_by_type(NULL, "8042");
678
679
680 if (!np)
681 np = of_find_node_by_name(NULL, "8042");
682 if (np) {
683 of_i8042_kbd_irq = 1;
684 of_i8042_aux_irq = 12;
685 }
686 break;
687 case FDC_BASE:
688 np = of_find_node_by_type(NULL, "fdc");
689 break;
690 default:
691
692 break;
693 }
694 if (!np)
695 return ret;
696 parent = of_get_parent(np);
697 if (parent) {
698 if (strcmp(parent->type, "isa") == 0)
699 ret = 0;
700 of_node_put(parent);
701 }
702 of_node_put(np);
703 return ret;
704}
705EXPORT_SYMBOL(check_legacy_ioport);
706
707#ifdef CONFIG_CHECK_CACHE_COHERENCY
708
709
710
711
712
713
714
715
716#ifdef CONFIG_NOT_COHERENT_CACHE
717#define KERNEL_COHERENCY 0
718#else
719#define KERNEL_COHERENCY 1
720#endif
721
722static int __init check_cache_coherency(void)
723{
724 struct device_node *np;
725 const void *prop;
726 int devtree_coherency;
727
728 np = of_find_node_by_path("/");
729 prop = of_get_property(np, "coherency-off", NULL);
730 of_node_put(np);
731
732 devtree_coherency = prop ? 0 : 1;
733
734 if (devtree_coherency != KERNEL_COHERENCY) {
735 printk(KERN_ERR
736 "kernel coherency:%s != device tree_coherency:%s\n",
737 KERNEL_COHERENCY ? "on" : "off",
738 devtree_coherency ? "on" : "off");
739 BUG();
740 }
741
742 return 0;
743}
744
745late_initcall(check_cache_coherency);
746#endif
747
748#ifdef CONFIG_DEBUG_FS
749struct dentry *powerpc_debugfs_root;
750EXPORT_SYMBOL(powerpc_debugfs_root);
751
752static int powerpc_debugfs_init(void)
753{
754 powerpc_debugfs_root = debugfs_create_dir("powerpc", NULL);
755
756 return powerpc_debugfs_root == NULL;
757}
758arch_initcall(powerpc_debugfs_init);
759#endif
760
761void ppc_printk_progress(char *s, unsigned short hex)
762{
763 pr_info("%s\n", s);
764}
765
766void arch_setup_pdev_archdata(struct platform_device *pdev)
767{
768 pdev->archdata.dma_mask = DMA_BIT_MASK(32);
769 pdev->dev.dma_mask = &pdev->archdata.dma_mask;
770 set_dma_ops(&pdev->dev, &dma_direct_ops);
771}
772
773static __init void print_system_info(void)
774{
775 pr_info("-----------------------------------------------------\n");
776#ifdef CONFIG_PPC_STD_MMU_64
777 pr_info("ppc64_pft_size = 0x%llx\n", ppc64_pft_size);
778#endif
779#ifdef CONFIG_PPC_STD_MMU_32
780 pr_info("Hash_size = 0x%lx\n", Hash_size);
781#endif
782 pr_info("phys_mem_size = 0x%llx\n",
783 (unsigned long long)memblock_phys_mem_size());
784
785 pr_info("dcache_bsize = 0x%x\n", dcache_bsize);
786 pr_info("icache_bsize = 0x%x\n", icache_bsize);
787 if (ucache_bsize != 0)
788 pr_info("ucache_bsize = 0x%x\n", ucache_bsize);
789
790 pr_info("cpu_features = 0x%016lx\n", cur_cpu_spec->cpu_features);
791 pr_info(" possible = 0x%016lx\n",
792 (unsigned long)CPU_FTRS_POSSIBLE);
793 pr_info(" always = 0x%016lx\n",
794 (unsigned long)CPU_FTRS_ALWAYS);
795 pr_info("cpu_user_features = 0x%08x 0x%08x\n",
796 cur_cpu_spec->cpu_user_features,
797 cur_cpu_spec->cpu_user_features2);
798 pr_info("mmu_features = 0x%08x\n", cur_cpu_spec->mmu_features);
799#ifdef CONFIG_PPC64
800 pr_info("firmware_features = 0x%016lx\n", powerpc_firmware_features);
801#endif
802
803#ifdef CONFIG_PPC_STD_MMU_64
804 if (htab_address)
805 pr_info("htab_address = 0x%p\n", htab_address);
806 if (htab_hash_mask)
807 pr_info("htab_hash_mask = 0x%lx\n", htab_hash_mask);
808#endif
809#ifdef CONFIG_PPC_STD_MMU_32
810 if (Hash)
811 pr_info("Hash = 0x%p\n", Hash);
812 if (Hash_mask)
813 pr_info("Hash_mask = 0x%lx\n", Hash_mask);
814#endif
815
816 if (PHYSICAL_START > 0)
817 pr_info("physical_start = 0x%llx\n",
818 (unsigned long long)PHYSICAL_START);
819 pr_info("-----------------------------------------------------\n");
820}
821
822
823
824
825
826void __init setup_arch(char **cmdline_p)
827{
828 *cmdline_p = boot_command_line;
829
830
831 loops_per_jiffy = 500000000 / HZ;
832
833
834 unflatten_device_tree();
835
836
837
838
839
840 initialize_cache_info();
841
842
843 rtas_initialize();
844
845
846 check_for_initrd();
847
848
849 probe_machine();
850
851
852
853
854
855 setup_power_save();
856
857
858 find_legacy_serial_ports();
859
860
861 register_early_udbg_console();
862
863
864 smp_setup_cpu_maps();
865
866
867 xmon_setup();
868
869
870 check_smt_enabled();
871
872
873 setup_tlb_core_data();
874
875
876
877
878
879
880
881
882#ifdef CONFIG_SMP
883 smp_release_cpus();
884#endif
885
886
887 print_system_info();
888
889
890 kvm_cma_reserve();
891
892 klp_init_thread_info(&init_thread_info);
893
894 init_mm.start_code = (unsigned long)_stext;
895 init_mm.end_code = (unsigned long) _etext;
896 init_mm.end_data = (unsigned long) _edata;
897 init_mm.brk = klimit;
898
899#ifdef CONFIG_PPC_MM_SLICES
900#ifdef CONFIG_PPC64
901 init_mm.context.addr_limit = DEFAULT_MAP_WINDOW_USER64;
902#else
903#error "context.addr_limit not initialized."
904#endif
905#endif
906
907#ifdef CONFIG_SPAPR_TCE_IOMMU
908 mm_iommu_init(&init_mm);
909#endif
910 irqstack_early_init();
911 exc_lvl_early_init();
912 emergency_stack_init();
913
914 initmem_init();
915
916#ifdef CONFIG_DUMMY_CONSOLE
917 conswitchp = &dummy_con;
918#endif
919 if (ppc_md.setup_arch)
920 ppc_md.setup_arch();
921
922 paging_init();
923
924
925 mmu_context_init();
926
927#ifdef CONFIG_PPC64
928
929 if ((unsigned long)_stext & 0xffff)
930 panic("Kernelbase not 64K-aligned (0x%lx)!\n",
931 (unsigned long)_stext);
932#endif
933}
934