1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#define VERSION(ver,rel,seq) (((ver)<<16) | ((rel)<<8) | (seq))
30#if defined(__i386__)
31# define BREAKPOINT() asm(" int $3");
32#else
33# define BREAKPOINT() { }
34#endif
35
36#define MAX_DEVICE_COUNT 4
37
38#include <linux/module.h>
39#include <linux/errno.h>
40#include <linux/signal.h>
41#include <linux/sched.h>
42#include <linux/timer.h>
43#include <linux/time.h>
44#include <linux/interrupt.h>
45#include <linux/tty.h>
46#include <linux/tty_flip.h>
47#include <linux/serial.h>
48#include <linux/major.h>
49#include <linux/string.h>
50#include <linux/fcntl.h>
51#include <linux/ptrace.h>
52#include <linux/ioport.h>
53#include <linux/mm.h>
54#include <linux/seq_file.h>
55#include <linux/slab.h>
56#include <linux/netdevice.h>
57#include <linux/vmalloc.h>
58#include <linux/init.h>
59#include <linux/delay.h>
60#include <linux/ioctl.h>
61#include <linux/synclink.h>
62
63#include <asm/io.h>
64#include <asm/irq.h>
65#include <asm/dma.h>
66#include <linux/bitops.h>
67#include <asm/types.h>
68#include <linux/termios.h>
69#include <linux/workqueue.h>
70#include <linux/hdlc.h>
71
72#include <pcmcia/cistpl.h>
73#include <pcmcia/cisreg.h>
74#include <pcmcia/ds.h>
75
76#if defined(CONFIG_HDLC) || (defined(CONFIG_HDLC_MODULE) && defined(CONFIG_SYNCLINK_CS_MODULE))
77#define SYNCLINK_GENERIC_HDLC 1
78#else
79#define SYNCLINK_GENERIC_HDLC 0
80#endif
81
82#define GET_USER(error,value,addr) error = get_user(value,addr)
83#define COPY_FROM_USER(error,dest,src,size) error = copy_from_user(dest,src,size) ? -EFAULT : 0
84#define PUT_USER(error,value,addr) error = put_user(value,addr)
85#define COPY_TO_USER(error,dest,src,size) error = copy_to_user(dest,src,size) ? -EFAULT : 0
86
87#include <linux/uaccess.h>
88
89static MGSL_PARAMS default_params = {
90 MGSL_MODE_HDLC,
91 0,
92 HDLC_FLAG_UNDERRUN_ABORT15,
93 HDLC_ENCODING_NRZI_SPACE,
94 0,
95 0xff,
96 HDLC_CRC_16_CCITT,
97 HDLC_PREAMBLE_LENGTH_8BITS,
98 HDLC_PREAMBLE_PATTERN_NONE,
99 9600,
100 8,
101 1,
102 ASYNC_PARITY_NONE
103};
104
105typedef struct {
106 int count;
107 unsigned char status;
108 char data[1];
109} RXBUF;
110
111
112
113#define BH_RECEIVE 1
114#define BH_TRANSMIT 2
115#define BH_STATUS 4
116
117#define IO_PIN_SHUTDOWN_LIMIT 100
118
119#define RELEVANT_IFLAG(iflag) (iflag & (IGNBRK|BRKINT|IGNPAR|PARMRK|INPCK))
120
121struct _input_signal_events {
122 int ri_up;
123 int ri_down;
124 int dsr_up;
125 int dsr_down;
126 int dcd_up;
127 int dcd_down;
128 int cts_up;
129 int cts_down;
130};
131
132
133
134
135
136
137typedef struct _mgslpc_info {
138 struct tty_port port;
139 void *if_ptr;
140 int magic;
141 int line;
142
143 struct mgsl_icount icount;
144
145 int timeout;
146 int x_char;
147 unsigned char read_status_mask;
148 unsigned char ignore_status_mask;
149
150 unsigned char *tx_buf;
151 int tx_put;
152 int tx_get;
153 int tx_count;
154
155
156
157 unsigned char *rx_buf;
158 int rx_buf_total_size;
159 int rx_put;
160 int rx_get;
161 int rx_buf_size;
162 int rx_buf_count;
163 int rx_frame_count;
164
165 wait_queue_head_t status_event_wait_q;
166 wait_queue_head_t event_wait_q;
167 struct timer_list tx_timer;
168 struct _mgslpc_info *next_device;
169
170 unsigned short imra_value;
171 unsigned short imrb_value;
172 unsigned char pim_value;
173
174 spinlock_t lock;
175 struct work_struct task;
176
177 u32 max_frame_size;
178
179 u32 pending_bh;
180
181 bool bh_running;
182 bool bh_requested;
183
184 int dcd_chkcount;
185 int cts_chkcount;
186 int dsr_chkcount;
187 int ri_chkcount;
188
189 bool rx_enabled;
190 bool rx_overflow;
191
192 bool tx_enabled;
193 bool tx_active;
194 bool tx_aborting;
195 u32 idle_mode;
196
197 int if_mode;
198
199 char device_name[25];
200
201 unsigned int io_base;
202 unsigned int irq_level;
203
204 MGSL_PARAMS params;
205
206 unsigned char serial_signals;
207
208 bool irq_occurred;
209 char testing_irq;
210 unsigned int init_error;
211
212 char *flag_buf;
213 bool drop_rts_on_tx_done;
214
215 struct _input_signal_events input_signal_events;
216
217
218 struct pcmcia_device *p_dev;
219 int stop;
220
221
222 int netcount;
223 spinlock_t netlock;
224
225#if SYNCLINK_GENERIC_HDLC
226 struct net_device *netdev;
227#endif
228
229} MGSLPC_INFO;
230
231#define MGSLPC_MAGIC 0x5402
232
233
234
235
236#define TXBUFSIZE 4096
237
238
239#define CHA 0x00
240#define CHB 0x40
241
242
243
244
245#undef PVR
246
247#define RXFIFO 0
248#define TXFIFO 0
249#define STAR 0x20
250#define CMDR 0x20
251#define RSTA 0x21
252#define PRE 0x21
253#define MODE 0x22
254#define TIMR 0x23
255#define XAD1 0x24
256#define XAD2 0x25
257#define RAH1 0x26
258#define RAH2 0x27
259#define DAFO 0x27
260#define RAL1 0x28
261#define RFC 0x28
262#define RHCR 0x29
263#define RAL2 0x29
264#define RBCL 0x2a
265#define XBCL 0x2a
266#define RBCH 0x2b
267#define XBCH 0x2b
268#define CCR0 0x2c
269#define CCR1 0x2d
270#define CCR2 0x2e
271#define CCR3 0x2f
272#define VSTR 0x34
273#define BGR 0x34
274#define RLCR 0x35
275#define AML 0x36
276#define AMH 0x37
277#define GIS 0x38
278#define IVA 0x38
279#define IPC 0x39
280#define ISR 0x3a
281#define IMR 0x3a
282#define PVR 0x3c
283#define PIS 0x3d
284#define PIM 0x3d
285#define PCR 0x3e
286#define CCR4 0x3f
287
288
289
290#define IRQ_BREAK_ON BIT15
291#define IRQ_DATAOVERRUN BIT14
292#define IRQ_ALLSENT BIT13
293#define IRQ_UNDERRUN BIT12
294#define IRQ_TIMER BIT11
295#define IRQ_CTS BIT10
296#define IRQ_TXREPEAT BIT9
297#define IRQ_TXFIFO BIT8
298#define IRQ_RXEOM BIT7
299#define IRQ_EXITHUNT BIT6
300#define IRQ_RXTIME BIT6
301#define IRQ_DCD BIT2
302#define IRQ_OVERRUN BIT1
303#define IRQ_RXFIFO BIT0
304
305
306
307#define XFW BIT6
308#define CEC BIT2
309#define CTS BIT1
310
311#define PVR_DTR BIT0
312#define PVR_DSR BIT1
313#define PVR_RI BIT2
314#define PVR_AUTOCTS BIT3
315#define PVR_RS232 0x20
316#define PVR_V35 0xe0
317#define PVR_RS422 0x40
318
319
320
321#define write_reg(info, reg, val) outb((val),(info)->io_base + (reg))
322#define read_reg(info, reg) inb((info)->io_base + (reg))
323
324#define read_reg16(info, reg) inw((info)->io_base + (reg))
325#define write_reg16(info, reg, val) outw((val), (info)->io_base + (reg))
326
327#define set_reg_bits(info, reg, mask) \
328 write_reg(info, (reg), \
329 (unsigned char) (read_reg(info, (reg)) | (mask)))
330#define clear_reg_bits(info, reg, mask) \
331 write_reg(info, (reg), \
332 (unsigned char) (read_reg(info, (reg)) & ~(mask)))
333
334
335
336static void irq_disable(MGSLPC_INFO *info, unsigned char channel, unsigned short mask)
337{
338 if (channel == CHA) {
339 info->imra_value |= mask;
340 write_reg16(info, CHA + IMR, info->imra_value);
341 } else {
342 info->imrb_value |= mask;
343 write_reg16(info, CHB + IMR, info->imrb_value);
344 }
345}
346static void irq_enable(MGSLPC_INFO *info, unsigned char channel, unsigned short mask)
347{
348 if (channel == CHA) {
349 info->imra_value &= ~mask;
350 write_reg16(info, CHA + IMR, info->imra_value);
351 } else {
352 info->imrb_value &= ~mask;
353 write_reg16(info, CHB + IMR, info->imrb_value);
354 }
355}
356
357#define port_irq_disable(info, mask) \
358 { info->pim_value |= (mask); write_reg(info, PIM, info->pim_value); }
359
360#define port_irq_enable(info, mask) \
361 { info->pim_value &= ~(mask); write_reg(info, PIM, info->pim_value); }
362
363static void rx_start(MGSLPC_INFO *info);
364static void rx_stop(MGSLPC_INFO *info);
365
366static void tx_start(MGSLPC_INFO *info, struct tty_struct *tty);
367static void tx_stop(MGSLPC_INFO *info);
368static void tx_set_idle(MGSLPC_INFO *info);
369
370static void get_signals(MGSLPC_INFO *info);
371static void set_signals(MGSLPC_INFO *info);
372
373static void reset_device(MGSLPC_INFO *info);
374
375static void hdlc_mode(MGSLPC_INFO *info);
376static void async_mode(MGSLPC_INFO *info);
377
378static void tx_timeout(struct timer_list *t);
379
380static int carrier_raised(struct tty_port *port);
381static void dtr_rts(struct tty_port *port, int onoff);
382
383#if SYNCLINK_GENERIC_HDLC
384#define dev_to_port(D) (dev_to_hdlc(D)->priv)
385static void hdlcdev_tx_done(MGSLPC_INFO *info);
386static void hdlcdev_rx(MGSLPC_INFO *info, char *buf, int size);
387static int hdlcdev_init(MGSLPC_INFO *info);
388static void hdlcdev_exit(MGSLPC_INFO *info);
389#endif
390
391static void trace_block(MGSLPC_INFO *info,const char* data, int count, int xmit);
392
393static bool register_test(MGSLPC_INFO *info);
394static bool irq_test(MGSLPC_INFO *info);
395static int adapter_test(MGSLPC_INFO *info);
396
397static int claim_resources(MGSLPC_INFO *info);
398static void release_resources(MGSLPC_INFO *info);
399static int mgslpc_add_device(MGSLPC_INFO *info);
400static void mgslpc_remove_device(MGSLPC_INFO *info);
401
402static bool rx_get_frame(MGSLPC_INFO *info, struct tty_struct *tty);
403static void rx_reset_buffers(MGSLPC_INFO *info);
404static int rx_alloc_buffers(MGSLPC_INFO *info);
405static void rx_free_buffers(MGSLPC_INFO *info);
406
407static irqreturn_t mgslpc_isr(int irq, void *dev_id);
408
409
410
411
412static void bh_handler(struct work_struct *work);
413static void bh_transmit(MGSLPC_INFO *info, struct tty_struct *tty);
414static void bh_status(MGSLPC_INFO *info);
415
416
417
418
419static int tiocmget(struct tty_struct *tty);
420static int tiocmset(struct tty_struct *tty,
421 unsigned int set, unsigned int clear);
422static int get_stats(MGSLPC_INFO *info, struct mgsl_icount __user *user_icount);
423static int get_params(MGSLPC_INFO *info, MGSL_PARAMS __user *user_params);
424static int set_params(MGSLPC_INFO *info, MGSL_PARAMS __user *new_params, struct tty_struct *tty);
425static int get_txidle(MGSLPC_INFO *info, int __user *idle_mode);
426static int set_txidle(MGSLPC_INFO *info, int idle_mode);
427static int set_txenable(MGSLPC_INFO *info, int enable, struct tty_struct *tty);
428static int tx_abort(MGSLPC_INFO *info);
429static int set_rxenable(MGSLPC_INFO *info, int enable);
430static int wait_events(MGSLPC_INFO *info, int __user *mask);
431
432static MGSLPC_INFO *mgslpc_device_list = NULL;
433static int mgslpc_device_count = 0;
434
435
436
437
438
439
440static bool break_on_load;
441
442
443
444
445
446static int ttymajor=0;
447
448static int debug_level = 0;
449static int maxframe[MAX_DEVICE_COUNT] = {0,};
450
451module_param(break_on_load, bool, 0);
452module_param(ttymajor, int, 0);
453module_param(debug_level, int, 0);
454module_param_array(maxframe, int, NULL, 0);
455
456MODULE_LICENSE("GPL");
457
458static char *driver_name = "SyncLink PC Card driver";
459static char *driver_version = "$Revision: 4.34 $";
460
461static struct tty_driver *serial_driver;
462
463
464#define WAKEUP_CHARS 256
465
466static void mgslpc_change_params(MGSLPC_INFO *info, struct tty_struct *tty);
467static void mgslpc_wait_until_sent(struct tty_struct *tty, int timeout);
468
469
470
471static int mgslpc_config(struct pcmcia_device *link);
472static void mgslpc_release(u_long arg);
473static void mgslpc_detach(struct pcmcia_device *p_dev);
474
475
476
477
478
479
480
481static void* mgslpc_get_text_ptr(void)
482{
483 return mgslpc_get_text_ptr;
484}
485
486
487
488
489
490
491
492
493
494
495static void ldisc_receive_buf(struct tty_struct *tty,
496 const __u8 *data, char *flags, int count)
497{
498 struct tty_ldisc *ld;
499 if (!tty)
500 return;
501 ld = tty_ldisc_ref(tty);
502 if (ld) {
503 if (ld->ops->receive_buf)
504 ld->ops->receive_buf(tty, data, flags, count);
505 tty_ldisc_deref(ld);
506 }
507}
508
509static const struct tty_port_operations mgslpc_port_ops = {
510 .carrier_raised = carrier_raised,
511 .dtr_rts = dtr_rts
512};
513
514static int mgslpc_probe(struct pcmcia_device *link)
515{
516 MGSLPC_INFO *info;
517 int ret;
518
519 if (debug_level >= DEBUG_LEVEL_INFO)
520 printk("mgslpc_attach\n");
521
522 info = kzalloc(sizeof(MGSLPC_INFO), GFP_KERNEL);
523 if (!info) {
524 printk("Error can't allocate device instance data\n");
525 return -ENOMEM;
526 }
527
528 info->magic = MGSLPC_MAGIC;
529 tty_port_init(&info->port);
530 info->port.ops = &mgslpc_port_ops;
531 INIT_WORK(&info->task, bh_handler);
532 info->max_frame_size = 4096;
533 info->port.close_delay = 5*HZ/10;
534 info->port.closing_wait = 30*HZ;
535 init_waitqueue_head(&info->status_event_wait_q);
536 init_waitqueue_head(&info->event_wait_q);
537 spin_lock_init(&info->lock);
538 spin_lock_init(&info->netlock);
539 memcpy(&info->params,&default_params,sizeof(MGSL_PARAMS));
540 info->idle_mode = HDLC_TXIDLE_FLAGS;
541 info->imra_value = 0xffff;
542 info->imrb_value = 0xffff;
543 info->pim_value = 0xff;
544
545 info->p_dev = link;
546 link->priv = info;
547
548
549
550 ret = mgslpc_config(link);
551 if (ret != 0)
552 goto failed;
553
554 ret = mgslpc_add_device(info);
555 if (ret != 0)
556 goto failed_release;
557
558 return 0;
559
560failed_release:
561 mgslpc_release((u_long)link);
562failed:
563 tty_port_destroy(&info->port);
564 kfree(info);
565 return ret;
566}
567
568
569
570
571static int mgslpc_ioprobe(struct pcmcia_device *p_dev, void *priv_data)
572{
573 return pcmcia_request_io(p_dev);
574}
575
576static int mgslpc_config(struct pcmcia_device *link)
577{
578 MGSLPC_INFO *info = link->priv;
579 int ret;
580
581 if (debug_level >= DEBUG_LEVEL_INFO)
582 printk("mgslpc_config(0x%p)\n", link);
583
584 link->config_flags |= CONF_ENABLE_IRQ | CONF_AUTO_SET_IO;
585
586 ret = pcmcia_loop_config(link, mgslpc_ioprobe, NULL);
587 if (ret != 0)
588 goto failed;
589
590 link->config_index = 8;
591 link->config_regs = PRESENT_OPTION;
592
593 ret = pcmcia_request_irq(link, mgslpc_isr);
594 if (ret)
595 goto failed;
596 ret = pcmcia_enable_device(link);
597 if (ret)
598 goto failed;
599
600 info->io_base = link->resource[0]->start;
601 info->irq_level = link->irq;
602 return 0;
603
604failed:
605 mgslpc_release((u_long)link);
606 return -ENODEV;
607}
608
609
610
611
612
613static void mgslpc_release(u_long arg)
614{
615 struct pcmcia_device *link = (struct pcmcia_device *)arg;
616
617 if (debug_level >= DEBUG_LEVEL_INFO)
618 printk("mgslpc_release(0x%p)\n", link);
619
620 pcmcia_disable_device(link);
621}
622
623static void mgslpc_detach(struct pcmcia_device *link)
624{
625 if (debug_level >= DEBUG_LEVEL_INFO)
626 printk("mgslpc_detach(0x%p)\n", link);
627
628 ((MGSLPC_INFO *)link->priv)->stop = 1;
629 mgslpc_release((u_long)link);
630
631 mgslpc_remove_device((MGSLPC_INFO *)link->priv);
632}
633
634static int mgslpc_suspend(struct pcmcia_device *link)
635{
636 MGSLPC_INFO *info = link->priv;
637
638 info->stop = 1;
639
640 return 0;
641}
642
643static int mgslpc_resume(struct pcmcia_device *link)
644{
645 MGSLPC_INFO *info = link->priv;
646
647 info->stop = 0;
648
649 return 0;
650}
651
652
653static inline bool mgslpc_paranoia_check(MGSLPC_INFO *info,
654 char *name, const char *routine)
655{
656#ifdef MGSLPC_PARANOIA_CHECK
657 static const char *badmagic =
658 "Warning: bad magic number for mgsl struct (%s) in %s\n";
659 static const char *badinfo =
660 "Warning: null mgslpc_info for (%s) in %s\n";
661
662 if (!info) {
663 printk(badinfo, name, routine);
664 return true;
665 }
666 if (info->magic != MGSLPC_MAGIC) {
667 printk(badmagic, name, routine);
668 return true;
669 }
670#else
671 if (!info)
672 return true;
673#endif
674 return false;
675}
676
677
678#define CMD_RXFIFO BIT7
679#define CMD_RXRESET BIT6
680#define CMD_RXFIFO_READ BIT5
681#define CMD_START_TIMER BIT4
682#define CMD_TXFIFO BIT3
683#define CMD_TXEOM BIT1
684#define CMD_TXRESET BIT0
685
686static bool wait_command_complete(MGSLPC_INFO *info, unsigned char channel)
687{
688 int i = 0;
689
690 while (read_reg(info, (unsigned char)(channel+STAR)) & BIT2) {
691 udelay(1);
692 if (i++ == 1000)
693 return false;
694 }
695 return true;
696}
697
698static void issue_command(MGSLPC_INFO *info, unsigned char channel, unsigned char cmd)
699{
700 wait_command_complete(info, channel);
701 write_reg(info, (unsigned char) (channel + CMDR), cmd);
702}
703
704static void tx_pause(struct tty_struct *tty)
705{
706 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
707 unsigned long flags;
708
709 if (mgslpc_paranoia_check(info, tty->name, "tx_pause"))
710 return;
711 if (debug_level >= DEBUG_LEVEL_INFO)
712 printk("tx_pause(%s)\n", info->device_name);
713
714 spin_lock_irqsave(&info->lock, flags);
715 if (info->tx_enabled)
716 tx_stop(info);
717 spin_unlock_irqrestore(&info->lock, flags);
718}
719
720static void tx_release(struct tty_struct *tty)
721{
722 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
723 unsigned long flags;
724
725 if (mgslpc_paranoia_check(info, tty->name, "tx_release"))
726 return;
727 if (debug_level >= DEBUG_LEVEL_INFO)
728 printk("tx_release(%s)\n", info->device_name);
729
730 spin_lock_irqsave(&info->lock, flags);
731 if (!info->tx_enabled)
732 tx_start(info, tty);
733 spin_unlock_irqrestore(&info->lock, flags);
734}
735
736
737
738
739static int bh_action(MGSLPC_INFO *info)
740{
741 unsigned long flags;
742 int rc = 0;
743
744 spin_lock_irqsave(&info->lock, flags);
745
746 if (info->pending_bh & BH_RECEIVE) {
747 info->pending_bh &= ~BH_RECEIVE;
748 rc = BH_RECEIVE;
749 } else if (info->pending_bh & BH_TRANSMIT) {
750 info->pending_bh &= ~BH_TRANSMIT;
751 rc = BH_TRANSMIT;
752 } else if (info->pending_bh & BH_STATUS) {
753 info->pending_bh &= ~BH_STATUS;
754 rc = BH_STATUS;
755 }
756
757 if (!rc) {
758
759 info->bh_running = false;
760 info->bh_requested = false;
761 }
762
763 spin_unlock_irqrestore(&info->lock, flags);
764
765 return rc;
766}
767
768static void bh_handler(struct work_struct *work)
769{
770 MGSLPC_INFO *info = container_of(work, MGSLPC_INFO, task);
771 struct tty_struct *tty;
772 int action;
773
774 if (debug_level >= DEBUG_LEVEL_BH)
775 printk("%s(%d):bh_handler(%s) entry\n",
776 __FILE__,__LINE__,info->device_name);
777
778 info->bh_running = true;
779 tty = tty_port_tty_get(&info->port);
780
781 while((action = bh_action(info)) != 0) {
782
783
784 if (debug_level >= DEBUG_LEVEL_BH)
785 printk("%s(%d):bh_handler() work item action=%d\n",
786 __FILE__,__LINE__,action);
787
788 switch (action) {
789
790 case BH_RECEIVE:
791 while(rx_get_frame(info, tty));
792 break;
793 case BH_TRANSMIT:
794 bh_transmit(info, tty);
795 break;
796 case BH_STATUS:
797 bh_status(info);
798 break;
799 default:
800
801 printk("Unknown work item ID=%08X!\n", action);
802 break;
803 }
804 }
805
806 tty_kref_put(tty);
807 if (debug_level >= DEBUG_LEVEL_BH)
808 printk("%s(%d):bh_handler(%s) exit\n",
809 __FILE__,__LINE__,info->device_name);
810}
811
812static void bh_transmit(MGSLPC_INFO *info, struct tty_struct *tty)
813{
814 if (debug_level >= DEBUG_LEVEL_BH)
815 printk("bh_transmit() entry on %s\n", info->device_name);
816
817 if (tty)
818 tty_wakeup(tty);
819}
820
821static void bh_status(MGSLPC_INFO *info)
822{
823 info->ri_chkcount = 0;
824 info->dsr_chkcount = 0;
825 info->dcd_chkcount = 0;
826 info->cts_chkcount = 0;
827}
828
829
830static void rx_ready_hdlc(MGSLPC_INFO *info, int eom)
831{
832 unsigned char data[2];
833 unsigned char fifo_count, read_count, i;
834 RXBUF *buf = (RXBUF*)(info->rx_buf + (info->rx_put * info->rx_buf_size));
835
836 if (debug_level >= DEBUG_LEVEL_ISR)
837 printk("%s(%d):rx_ready_hdlc(eom=%d)\n", __FILE__, __LINE__, eom);
838
839 if (!info->rx_enabled)
840 return;
841
842 if (info->rx_frame_count >= info->rx_buf_count) {
843
844 issue_command(info, CHA, CMD_RXRESET);
845 info->pending_bh |= BH_RECEIVE;
846 info->rx_overflow = true;
847 info->icount.buf_overrun++;
848 return;
849 }
850
851 if (eom) {
852
853 fifo_count = (unsigned char)(read_reg(info, CHA+RBCL) & 0x1f);
854 if (fifo_count == 0)
855 fifo_count = 32;
856 } else
857 fifo_count = 32;
858
859 do {
860 if (fifo_count == 1) {
861 read_count = 1;
862 data[0] = read_reg(info, CHA + RXFIFO);
863 } else {
864 read_count = 2;
865 *((unsigned short *) data) = read_reg16(info, CHA + RXFIFO);
866 }
867 fifo_count -= read_count;
868 if (!fifo_count && eom)
869 buf->status = data[--read_count];
870
871 for (i = 0; i < read_count; i++) {
872 if (buf->count >= info->max_frame_size) {
873
874 issue_command(info, CHA, CMD_RXRESET);
875 buf->count = 0;
876 return;
877 }
878 *(buf->data + buf->count) = data[i];
879 buf->count++;
880 }
881 } while (fifo_count);
882
883 if (eom) {
884 info->pending_bh |= BH_RECEIVE;
885 info->rx_frame_count++;
886 info->rx_put++;
887 if (info->rx_put >= info->rx_buf_count)
888 info->rx_put = 0;
889 }
890 issue_command(info, CHA, CMD_RXFIFO);
891}
892
893static void rx_ready_async(MGSLPC_INFO *info, int tcd)
894{
895 struct tty_port *port = &info->port;
896 unsigned char data, status, flag;
897 int fifo_count;
898 int work = 0;
899 struct mgsl_icount *icount = &info->icount;
900
901 if (tcd) {
902
903 fifo_count = (unsigned char)(read_reg(info, CHA+RBCL) & 0x1f);
904
905
906
907
908 if (!fifo_count && (read_reg(info,CHA+STAR) & BIT5))
909 fifo_count = 32;
910 } else
911 fifo_count = 32;
912
913 tty_buffer_request_room(port, fifo_count);
914
915 while (fifo_count) {
916 data = read_reg(info, CHA + RXFIFO);
917 status = read_reg(info, CHA + RXFIFO);
918 fifo_count -= 2;
919
920 icount->rx++;
921 flag = TTY_NORMAL;
922
923
924
925
926
927 if (status & (BIT7 + BIT6)) {
928 if (status & BIT7)
929 icount->parity++;
930 else
931 icount->frame++;
932
933
934 if (status & info->ignore_status_mask)
935 continue;
936
937 status &= info->read_status_mask;
938
939 if (status & BIT7)
940 flag = TTY_PARITY;
941 else if (status & BIT6)
942 flag = TTY_FRAME;
943 }
944 work += tty_insert_flip_char(port, data, flag);
945 }
946 issue_command(info, CHA, CMD_RXFIFO);
947
948 if (debug_level >= DEBUG_LEVEL_ISR) {
949 printk("%s(%d):rx_ready_async",
950 __FILE__,__LINE__);
951 printk("%s(%d):rx=%d brk=%d parity=%d frame=%d overrun=%d\n",
952 __FILE__,__LINE__,icount->rx,icount->brk,
953 icount->parity,icount->frame,icount->overrun);
954 }
955
956 if (work)
957 tty_flip_buffer_push(port);
958}
959
960
961static void tx_done(MGSLPC_INFO *info, struct tty_struct *tty)
962{
963 if (!info->tx_active)
964 return;
965
966 info->tx_active = false;
967 info->tx_aborting = false;
968
969 if (info->params.mode == MGSL_MODE_ASYNC)
970 return;
971
972 info->tx_count = info->tx_put = info->tx_get = 0;
973 del_timer(&info->tx_timer);
974
975 if (info->drop_rts_on_tx_done) {
976 get_signals(info);
977 if (info->serial_signals & SerialSignal_RTS) {
978 info->serial_signals &= ~SerialSignal_RTS;
979 set_signals(info);
980 }
981 info->drop_rts_on_tx_done = false;
982 }
983
984#if SYNCLINK_GENERIC_HDLC
985 if (info->netcount)
986 hdlcdev_tx_done(info);
987 else
988#endif
989 {
990 if (tty && (tty->stopped || tty->hw_stopped)) {
991 tx_stop(info);
992 return;
993 }
994 info->pending_bh |= BH_TRANSMIT;
995 }
996}
997
998static void tx_ready(MGSLPC_INFO *info, struct tty_struct *tty)
999{
1000 unsigned char fifo_count = 32;
1001 int c;
1002
1003 if (debug_level >= DEBUG_LEVEL_ISR)
1004 printk("%s(%d):tx_ready(%s)\n", __FILE__, __LINE__, info->device_name);
1005
1006 if (info->params.mode == MGSL_MODE_HDLC) {
1007 if (!info->tx_active)
1008 return;
1009 } else {
1010 if (tty && (tty->stopped || tty->hw_stopped)) {
1011 tx_stop(info);
1012 return;
1013 }
1014 if (!info->tx_count)
1015 info->tx_active = false;
1016 }
1017
1018 if (!info->tx_count)
1019 return;
1020
1021 while (info->tx_count && fifo_count) {
1022 c = min(2, min_t(int, fifo_count, min(info->tx_count, TXBUFSIZE - info->tx_get)));
1023
1024 if (c == 1) {
1025 write_reg(info, CHA + TXFIFO, *(info->tx_buf + info->tx_get));
1026 } else {
1027 write_reg16(info, CHA + TXFIFO,
1028 *((unsigned short*)(info->tx_buf + info->tx_get)));
1029 }
1030 info->tx_count -= c;
1031 info->tx_get = (info->tx_get + c) & (TXBUFSIZE - 1);
1032 fifo_count -= c;
1033 }
1034
1035 if (info->params.mode == MGSL_MODE_ASYNC) {
1036 if (info->tx_count < WAKEUP_CHARS)
1037 info->pending_bh |= BH_TRANSMIT;
1038 issue_command(info, CHA, CMD_TXFIFO);
1039 } else {
1040 if (info->tx_count)
1041 issue_command(info, CHA, CMD_TXFIFO);
1042 else
1043 issue_command(info, CHA, CMD_TXFIFO + CMD_TXEOM);
1044 }
1045}
1046
1047static void cts_change(MGSLPC_INFO *info, struct tty_struct *tty)
1048{
1049 get_signals(info);
1050 if ((info->cts_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1051 irq_disable(info, CHB, IRQ_CTS);
1052 info->icount.cts++;
1053 if (info->serial_signals & SerialSignal_CTS)
1054 info->input_signal_events.cts_up++;
1055 else
1056 info->input_signal_events.cts_down++;
1057 wake_up_interruptible(&info->status_event_wait_q);
1058 wake_up_interruptible(&info->event_wait_q);
1059
1060 if (tty && tty_port_cts_enabled(&info->port)) {
1061 if (tty->hw_stopped) {
1062 if (info->serial_signals & SerialSignal_CTS) {
1063 if (debug_level >= DEBUG_LEVEL_ISR)
1064 printk("CTS tx start...");
1065 tty->hw_stopped = 0;
1066 tx_start(info, tty);
1067 info->pending_bh |= BH_TRANSMIT;
1068 return;
1069 }
1070 } else {
1071 if (!(info->serial_signals & SerialSignal_CTS)) {
1072 if (debug_level >= DEBUG_LEVEL_ISR)
1073 printk("CTS tx stop...");
1074 tty->hw_stopped = 1;
1075 tx_stop(info);
1076 }
1077 }
1078 }
1079 info->pending_bh |= BH_STATUS;
1080}
1081
1082static void dcd_change(MGSLPC_INFO *info, struct tty_struct *tty)
1083{
1084 get_signals(info);
1085 if ((info->dcd_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1086 irq_disable(info, CHB, IRQ_DCD);
1087 info->icount.dcd++;
1088 if (info->serial_signals & SerialSignal_DCD) {
1089 info->input_signal_events.dcd_up++;
1090 }
1091 else
1092 info->input_signal_events.dcd_down++;
1093#if SYNCLINK_GENERIC_HDLC
1094 if (info->netcount) {
1095 if (info->serial_signals & SerialSignal_DCD)
1096 netif_carrier_on(info->netdev);
1097 else
1098 netif_carrier_off(info->netdev);
1099 }
1100#endif
1101 wake_up_interruptible(&info->status_event_wait_q);
1102 wake_up_interruptible(&info->event_wait_q);
1103
1104 if (tty_port_check_carrier(&info->port)) {
1105 if (debug_level >= DEBUG_LEVEL_ISR)
1106 printk("%s CD now %s...", info->device_name,
1107 (info->serial_signals & SerialSignal_DCD) ? "on" : "off");
1108 if (info->serial_signals & SerialSignal_DCD)
1109 wake_up_interruptible(&info->port.open_wait);
1110 else {
1111 if (debug_level >= DEBUG_LEVEL_ISR)
1112 printk("doing serial hangup...");
1113 if (tty)
1114 tty_hangup(tty);
1115 }
1116 }
1117 info->pending_bh |= BH_STATUS;
1118}
1119
1120static void dsr_change(MGSLPC_INFO *info)
1121{
1122 get_signals(info);
1123 if ((info->dsr_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1124 port_irq_disable(info, PVR_DSR);
1125 info->icount.dsr++;
1126 if (info->serial_signals & SerialSignal_DSR)
1127 info->input_signal_events.dsr_up++;
1128 else
1129 info->input_signal_events.dsr_down++;
1130 wake_up_interruptible(&info->status_event_wait_q);
1131 wake_up_interruptible(&info->event_wait_q);
1132 info->pending_bh |= BH_STATUS;
1133}
1134
1135static void ri_change(MGSLPC_INFO *info)
1136{
1137 get_signals(info);
1138 if ((info->ri_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1139 port_irq_disable(info, PVR_RI);
1140 info->icount.rng++;
1141 if (info->serial_signals & SerialSignal_RI)
1142 info->input_signal_events.ri_up++;
1143 else
1144 info->input_signal_events.ri_down++;
1145 wake_up_interruptible(&info->status_event_wait_q);
1146 wake_up_interruptible(&info->event_wait_q);
1147 info->pending_bh |= BH_STATUS;
1148}
1149
1150
1151
1152
1153
1154
1155
1156
1157static irqreturn_t mgslpc_isr(int dummy, void *dev_id)
1158{
1159 MGSLPC_INFO *info = dev_id;
1160 struct tty_struct *tty;
1161 unsigned short isr;
1162 unsigned char gis, pis;
1163 int count=0;
1164
1165 if (debug_level >= DEBUG_LEVEL_ISR)
1166 printk("mgslpc_isr(%d) entry.\n", info->irq_level);
1167
1168 if (!(info->p_dev->_locked))
1169 return IRQ_HANDLED;
1170
1171 tty = tty_port_tty_get(&info->port);
1172
1173 spin_lock(&info->lock);
1174
1175 while ((gis = read_reg(info, CHA + GIS))) {
1176 if (debug_level >= DEBUG_LEVEL_ISR)
1177 printk("mgslpc_isr %s gis=%04X\n", info->device_name,gis);
1178
1179 if ((gis & 0x70) || count > 1000) {
1180 printk("synclink_cs:hardware failed or ejected\n");
1181 break;
1182 }
1183 count++;
1184
1185 if (gis & (BIT1 | BIT0)) {
1186 isr = read_reg16(info, CHB + ISR);
1187 if (isr & IRQ_DCD)
1188 dcd_change(info, tty);
1189 if (isr & IRQ_CTS)
1190 cts_change(info, tty);
1191 }
1192 if (gis & (BIT3 | BIT2))
1193 {
1194 isr = read_reg16(info, CHA + ISR);
1195 if (isr & IRQ_TIMER) {
1196 info->irq_occurred = true;
1197 irq_disable(info, CHA, IRQ_TIMER);
1198 }
1199
1200
1201 if (isr & IRQ_EXITHUNT) {
1202 info->icount.exithunt++;
1203 wake_up_interruptible(&info->event_wait_q);
1204 }
1205 if (isr & IRQ_BREAK_ON) {
1206 info->icount.brk++;
1207 if (info->port.flags & ASYNC_SAK)
1208 do_SAK(tty);
1209 }
1210 if (isr & IRQ_RXTIME) {
1211 issue_command(info, CHA, CMD_RXFIFO_READ);
1212 }
1213 if (isr & (IRQ_RXEOM | IRQ_RXFIFO)) {
1214 if (info->params.mode == MGSL_MODE_HDLC)
1215 rx_ready_hdlc(info, isr & IRQ_RXEOM);
1216 else
1217 rx_ready_async(info, isr & IRQ_RXEOM);
1218 }
1219
1220
1221 if (isr & IRQ_UNDERRUN) {
1222 if (info->tx_aborting)
1223 info->icount.txabort++;
1224 else
1225 info->icount.txunder++;
1226 tx_done(info, tty);
1227 }
1228 else if (isr & IRQ_ALLSENT) {
1229 info->icount.txok++;
1230 tx_done(info, tty);
1231 }
1232 else if (isr & IRQ_TXFIFO)
1233 tx_ready(info, tty);
1234 }
1235 if (gis & BIT7) {
1236 pis = read_reg(info, CHA + PIS);
1237 if (pis & BIT1)
1238 dsr_change(info);
1239 if (pis & BIT2)
1240 ri_change(info);
1241 }
1242 }
1243
1244
1245
1246
1247
1248 if (info->pending_bh && !info->bh_running && !info->bh_requested) {
1249 if (debug_level >= DEBUG_LEVEL_ISR)
1250 printk("%s(%d):%s queueing bh task.\n",
1251 __FILE__,__LINE__,info->device_name);
1252 schedule_work(&info->task);
1253 info->bh_requested = true;
1254 }
1255
1256 spin_unlock(&info->lock);
1257 tty_kref_put(tty);
1258
1259 if (debug_level >= DEBUG_LEVEL_ISR)
1260 printk("%s(%d):mgslpc_isr(%d)exit.\n",
1261 __FILE__, __LINE__, info->irq_level);
1262
1263 return IRQ_HANDLED;
1264}
1265
1266
1267
1268static int startup(MGSLPC_INFO * info, struct tty_struct *tty)
1269{
1270 int retval = 0;
1271
1272 if (debug_level >= DEBUG_LEVEL_INFO)
1273 printk("%s(%d):startup(%s)\n", __FILE__, __LINE__, info->device_name);
1274
1275 if (tty_port_initialized(&info->port))
1276 return 0;
1277
1278 if (!info->tx_buf) {
1279
1280 info->tx_buf = (unsigned char *)get_zeroed_page(GFP_KERNEL);
1281 if (!info->tx_buf) {
1282 printk(KERN_ERR"%s(%d):%s can't allocate transmit buffer\n",
1283 __FILE__, __LINE__, info->device_name);
1284 return -ENOMEM;
1285 }
1286 }
1287
1288 info->pending_bh = 0;
1289
1290 memset(&info->icount, 0, sizeof(info->icount));
1291
1292 timer_setup(&info->tx_timer, tx_timeout, 0);
1293
1294
1295 retval = claim_resources(info);
1296
1297
1298 if (!retval)
1299 retval = adapter_test(info);
1300
1301 if (retval) {
1302 if (capable(CAP_SYS_ADMIN) && tty)
1303 set_bit(TTY_IO_ERROR, &tty->flags);
1304 release_resources(info);
1305 return retval;
1306 }
1307
1308
1309 mgslpc_change_params(info, tty);
1310
1311 if (tty)
1312 clear_bit(TTY_IO_ERROR, &tty->flags);
1313
1314 tty_port_set_initialized(&info->port, 1);
1315
1316 return 0;
1317}
1318
1319
1320
1321static void shutdown(MGSLPC_INFO * info, struct tty_struct *tty)
1322{
1323 unsigned long flags;
1324
1325 if (!tty_port_initialized(&info->port))
1326 return;
1327
1328 if (debug_level >= DEBUG_LEVEL_INFO)
1329 printk("%s(%d):mgslpc_shutdown(%s)\n",
1330 __FILE__, __LINE__, info->device_name);
1331
1332
1333
1334 wake_up_interruptible(&info->status_event_wait_q);
1335 wake_up_interruptible(&info->event_wait_q);
1336
1337 del_timer_sync(&info->tx_timer);
1338
1339 if (info->tx_buf) {
1340 free_page((unsigned long) info->tx_buf);
1341 info->tx_buf = NULL;
1342 }
1343
1344 spin_lock_irqsave(&info->lock, flags);
1345
1346 rx_stop(info);
1347 tx_stop(info);
1348
1349
1350 reset_device(info);
1351
1352 if (!tty || C_HUPCL(tty)) {
1353 info->serial_signals &= ~(SerialSignal_RTS | SerialSignal_DTR);
1354 set_signals(info);
1355 }
1356
1357 spin_unlock_irqrestore(&info->lock, flags);
1358
1359 release_resources(info);
1360
1361 if (tty)
1362 set_bit(TTY_IO_ERROR, &tty->flags);
1363
1364 tty_port_set_initialized(&info->port, 0);
1365}
1366
1367static void mgslpc_program_hw(MGSLPC_INFO *info, struct tty_struct *tty)
1368{
1369 unsigned long flags;
1370
1371 spin_lock_irqsave(&info->lock, flags);
1372
1373 rx_stop(info);
1374 tx_stop(info);
1375 info->tx_count = info->tx_put = info->tx_get = 0;
1376
1377 if (info->params.mode == MGSL_MODE_HDLC || info->netcount)
1378 hdlc_mode(info);
1379 else
1380 async_mode(info);
1381
1382 set_signals(info);
1383
1384 info->dcd_chkcount = 0;
1385 info->cts_chkcount = 0;
1386 info->ri_chkcount = 0;
1387 info->dsr_chkcount = 0;
1388
1389 irq_enable(info, CHB, IRQ_DCD | IRQ_CTS);
1390 port_irq_enable(info, (unsigned char) PVR_DSR | PVR_RI);
1391 get_signals(info);
1392
1393 if (info->netcount || (tty && C_CREAD(tty)))
1394 rx_start(info);
1395
1396 spin_unlock_irqrestore(&info->lock, flags);
1397}
1398
1399
1400
1401static void mgslpc_change_params(MGSLPC_INFO *info, struct tty_struct *tty)
1402{
1403 unsigned cflag;
1404 int bits_per_char;
1405
1406 if (!tty)
1407 return;
1408
1409 if (debug_level >= DEBUG_LEVEL_INFO)
1410 printk("%s(%d):mgslpc_change_params(%s)\n",
1411 __FILE__, __LINE__, info->device_name);
1412
1413 cflag = tty->termios.c_cflag;
1414
1415
1416
1417 if (cflag & CBAUD)
1418 info->serial_signals |= SerialSignal_RTS | SerialSignal_DTR;
1419 else
1420 info->serial_signals &= ~(SerialSignal_RTS | SerialSignal_DTR);
1421
1422
1423
1424 switch (cflag & CSIZE) {
1425 case CS5: info->params.data_bits = 5; break;
1426 case CS6: info->params.data_bits = 6; break;
1427 case CS7: info->params.data_bits = 7; break;
1428 case CS8: info->params.data_bits = 8; break;
1429 default: info->params.data_bits = 7; break;
1430 }
1431
1432 if (cflag & CSTOPB)
1433 info->params.stop_bits = 2;
1434 else
1435 info->params.stop_bits = 1;
1436
1437 info->params.parity = ASYNC_PARITY_NONE;
1438 if (cflag & PARENB) {
1439 if (cflag & PARODD)
1440 info->params.parity = ASYNC_PARITY_ODD;
1441 else
1442 info->params.parity = ASYNC_PARITY_EVEN;
1443#ifdef CMSPAR
1444 if (cflag & CMSPAR)
1445 info->params.parity = ASYNC_PARITY_SPACE;
1446#endif
1447 }
1448
1449
1450
1451
1452 bits_per_char = info->params.data_bits +
1453 info->params.stop_bits + 1;
1454
1455
1456
1457
1458
1459 if (info->params.data_rate <= 460800) {
1460 info->params.data_rate = tty_get_baud_rate(tty);
1461 }
1462
1463 if (info->params.data_rate) {
1464 info->timeout = (32*HZ*bits_per_char) /
1465 info->params.data_rate;
1466 }
1467 info->timeout += HZ/50;
1468
1469 tty_port_set_cts_flow(&info->port, cflag & CRTSCTS);
1470 tty_port_set_check_carrier(&info->port, ~cflag & CLOCAL);
1471
1472
1473
1474 info->read_status_mask = 0;
1475 if (I_INPCK(tty))
1476 info->read_status_mask |= BIT7 | BIT6;
1477 if (I_IGNPAR(tty))
1478 info->ignore_status_mask |= BIT7 | BIT6;
1479
1480 mgslpc_program_hw(info, tty);
1481}
1482
1483
1484
1485static int mgslpc_put_char(struct tty_struct *tty, unsigned char ch)
1486{
1487 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1488 unsigned long flags;
1489
1490 if (debug_level >= DEBUG_LEVEL_INFO) {
1491 printk("%s(%d):mgslpc_put_char(%d) on %s\n",
1492 __FILE__, __LINE__, ch, info->device_name);
1493 }
1494
1495 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_put_char"))
1496 return 0;
1497
1498 if (!info->tx_buf)
1499 return 0;
1500
1501 spin_lock_irqsave(&info->lock, flags);
1502
1503 if (info->params.mode == MGSL_MODE_ASYNC || !info->tx_active) {
1504 if (info->tx_count < TXBUFSIZE - 1) {
1505 info->tx_buf[info->tx_put++] = ch;
1506 info->tx_put &= TXBUFSIZE-1;
1507 info->tx_count++;
1508 }
1509 }
1510
1511 spin_unlock_irqrestore(&info->lock, flags);
1512 return 1;
1513}
1514
1515
1516
1517
1518static void mgslpc_flush_chars(struct tty_struct *tty)
1519{
1520 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1521 unsigned long flags;
1522
1523 if (debug_level >= DEBUG_LEVEL_INFO)
1524 printk("%s(%d):mgslpc_flush_chars() entry on %s tx_count=%d\n",
1525 __FILE__, __LINE__, info->device_name, info->tx_count);
1526
1527 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_flush_chars"))
1528 return;
1529
1530 if (info->tx_count <= 0 || tty->stopped ||
1531 tty->hw_stopped || !info->tx_buf)
1532 return;
1533
1534 if (debug_level >= DEBUG_LEVEL_INFO)
1535 printk("%s(%d):mgslpc_flush_chars() entry on %s starting transmitter\n",
1536 __FILE__, __LINE__, info->device_name);
1537
1538 spin_lock_irqsave(&info->lock, flags);
1539 if (!info->tx_active)
1540 tx_start(info, tty);
1541 spin_unlock_irqrestore(&info->lock, flags);
1542}
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554static int mgslpc_write(struct tty_struct * tty,
1555 const unsigned char *buf, int count)
1556{
1557 int c, ret = 0;
1558 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1559 unsigned long flags;
1560
1561 if (debug_level >= DEBUG_LEVEL_INFO)
1562 printk("%s(%d):mgslpc_write(%s) count=%d\n",
1563 __FILE__, __LINE__, info->device_name, count);
1564
1565 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_write") ||
1566 !info->tx_buf)
1567 goto cleanup;
1568
1569 if (info->params.mode == MGSL_MODE_HDLC) {
1570 if (count > TXBUFSIZE) {
1571 ret = -EIO;
1572 goto cleanup;
1573 }
1574 if (info->tx_active)
1575 goto cleanup;
1576 else if (info->tx_count)
1577 goto start;
1578 }
1579
1580 for (;;) {
1581 c = min(count,
1582 min(TXBUFSIZE - info->tx_count - 1,
1583 TXBUFSIZE - info->tx_put));
1584 if (c <= 0)
1585 break;
1586
1587 memcpy(info->tx_buf + info->tx_put, buf, c);
1588
1589 spin_lock_irqsave(&info->lock, flags);
1590 info->tx_put = (info->tx_put + c) & (TXBUFSIZE-1);
1591 info->tx_count += c;
1592 spin_unlock_irqrestore(&info->lock, flags);
1593
1594 buf += c;
1595 count -= c;
1596 ret += c;
1597 }
1598start:
1599 if (info->tx_count && !tty->stopped && !tty->hw_stopped) {
1600 spin_lock_irqsave(&info->lock, flags);
1601 if (!info->tx_active)
1602 tx_start(info, tty);
1603 spin_unlock_irqrestore(&info->lock, flags);
1604 }
1605cleanup:
1606 if (debug_level >= DEBUG_LEVEL_INFO)
1607 printk("%s(%d):mgslpc_write(%s) returning=%d\n",
1608 __FILE__, __LINE__, info->device_name, ret);
1609 return ret;
1610}
1611
1612
1613
1614static int mgslpc_write_room(struct tty_struct *tty)
1615{
1616 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1617 int ret;
1618
1619 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_write_room"))
1620 return 0;
1621
1622 if (info->params.mode == MGSL_MODE_HDLC) {
1623
1624 if (info->tx_active)
1625 return 0;
1626 else
1627 return HDLC_MAX_FRAME_SIZE;
1628 } else {
1629 ret = TXBUFSIZE - info->tx_count - 1;
1630 if (ret < 0)
1631 ret = 0;
1632 }
1633
1634 if (debug_level >= DEBUG_LEVEL_INFO)
1635 printk("%s(%d):mgslpc_write_room(%s)=%d\n",
1636 __FILE__, __LINE__, info->device_name, ret);
1637 return ret;
1638}
1639
1640
1641
1642static int mgslpc_chars_in_buffer(struct tty_struct *tty)
1643{
1644 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1645 int rc;
1646
1647 if (debug_level >= DEBUG_LEVEL_INFO)
1648 printk("%s(%d):mgslpc_chars_in_buffer(%s)\n",
1649 __FILE__, __LINE__, info->device_name);
1650
1651 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_chars_in_buffer"))
1652 return 0;
1653
1654 if (info->params.mode == MGSL_MODE_HDLC)
1655 rc = info->tx_active ? info->max_frame_size : 0;
1656 else
1657 rc = info->tx_count;
1658
1659 if (debug_level >= DEBUG_LEVEL_INFO)
1660 printk("%s(%d):mgslpc_chars_in_buffer(%s)=%d\n",
1661 __FILE__, __LINE__, info->device_name, rc);
1662
1663 return rc;
1664}
1665
1666
1667
1668static void mgslpc_flush_buffer(struct tty_struct *tty)
1669{
1670 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1671 unsigned long flags;
1672
1673 if (debug_level >= DEBUG_LEVEL_INFO)
1674 printk("%s(%d):mgslpc_flush_buffer(%s) entry\n",
1675 __FILE__, __LINE__, info->device_name);
1676
1677 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_flush_buffer"))
1678 return;
1679
1680 spin_lock_irqsave(&info->lock, flags);
1681 info->tx_count = info->tx_put = info->tx_get = 0;
1682 del_timer(&info->tx_timer);
1683 spin_unlock_irqrestore(&info->lock, flags);
1684
1685 wake_up_interruptible(&tty->write_wait);
1686 tty_wakeup(tty);
1687}
1688
1689
1690
1691static void mgslpc_send_xchar(struct tty_struct *tty, char ch)
1692{
1693 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1694 unsigned long flags;
1695
1696 if (debug_level >= DEBUG_LEVEL_INFO)
1697 printk("%s(%d):mgslpc_send_xchar(%s,%d)\n",
1698 __FILE__, __LINE__, info->device_name, ch);
1699
1700 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_send_xchar"))
1701 return;
1702
1703 info->x_char = ch;
1704 if (ch) {
1705 spin_lock_irqsave(&info->lock, flags);
1706 if (!info->tx_enabled)
1707 tx_start(info, tty);
1708 spin_unlock_irqrestore(&info->lock, flags);
1709 }
1710}
1711
1712
1713
1714static void mgslpc_throttle(struct tty_struct * tty)
1715{
1716 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1717 unsigned long flags;
1718
1719 if (debug_level >= DEBUG_LEVEL_INFO)
1720 printk("%s(%d):mgslpc_throttle(%s) entry\n",
1721 __FILE__, __LINE__, info->device_name);
1722
1723 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_throttle"))
1724 return;
1725
1726 if (I_IXOFF(tty))
1727 mgslpc_send_xchar(tty, STOP_CHAR(tty));
1728
1729 if (C_CRTSCTS(tty)) {
1730 spin_lock_irqsave(&info->lock, flags);
1731 info->serial_signals &= ~SerialSignal_RTS;
1732 set_signals(info);
1733 spin_unlock_irqrestore(&info->lock, flags);
1734 }
1735}
1736
1737
1738
1739static void mgslpc_unthrottle(struct tty_struct * tty)
1740{
1741 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1742 unsigned long flags;
1743
1744 if (debug_level >= DEBUG_LEVEL_INFO)
1745 printk("%s(%d):mgslpc_unthrottle(%s) entry\n",
1746 __FILE__, __LINE__, info->device_name);
1747
1748 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_unthrottle"))
1749 return;
1750
1751 if (I_IXOFF(tty)) {
1752 if (info->x_char)
1753 info->x_char = 0;
1754 else
1755 mgslpc_send_xchar(tty, START_CHAR(tty));
1756 }
1757
1758 if (C_CRTSCTS(tty)) {
1759 spin_lock_irqsave(&info->lock, flags);
1760 info->serial_signals |= SerialSignal_RTS;
1761 set_signals(info);
1762 spin_unlock_irqrestore(&info->lock, flags);
1763 }
1764}
1765
1766
1767
1768static int get_stats(MGSLPC_INFO * info, struct mgsl_icount __user *user_icount)
1769{
1770 int err;
1771 if (debug_level >= DEBUG_LEVEL_INFO)
1772 printk("get_params(%s)\n", info->device_name);
1773 if (!user_icount) {
1774 memset(&info->icount, 0, sizeof(info->icount));
1775 } else {
1776 COPY_TO_USER(err, user_icount, &info->icount, sizeof(struct mgsl_icount));
1777 if (err)
1778 return -EFAULT;
1779 }
1780 return 0;
1781}
1782
1783
1784
1785static int get_params(MGSLPC_INFO * info, MGSL_PARAMS __user *user_params)
1786{
1787 int err;
1788 if (debug_level >= DEBUG_LEVEL_INFO)
1789 printk("get_params(%s)\n", info->device_name);
1790 COPY_TO_USER(err,user_params, &info->params, sizeof(MGSL_PARAMS));
1791 if (err)
1792 return -EFAULT;
1793 return 0;
1794}
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805static int set_params(MGSLPC_INFO * info, MGSL_PARAMS __user *new_params, struct tty_struct *tty)
1806{
1807 unsigned long flags;
1808 MGSL_PARAMS tmp_params;
1809 int err;
1810
1811 if (debug_level >= DEBUG_LEVEL_INFO)
1812 printk("%s(%d):set_params %s\n", __FILE__,__LINE__,
1813 info->device_name);
1814 COPY_FROM_USER(err,&tmp_params, new_params, sizeof(MGSL_PARAMS));
1815 if (err) {
1816 if (debug_level >= DEBUG_LEVEL_INFO)
1817 printk("%s(%d):set_params(%s) user buffer copy failed\n",
1818 __FILE__, __LINE__, info->device_name);
1819 return -EFAULT;
1820 }
1821
1822 spin_lock_irqsave(&info->lock, flags);
1823 memcpy(&info->params,&tmp_params,sizeof(MGSL_PARAMS));
1824 spin_unlock_irqrestore(&info->lock, flags);
1825
1826 mgslpc_change_params(info, tty);
1827
1828 return 0;
1829}
1830
1831static int get_txidle(MGSLPC_INFO * info, int __user *idle_mode)
1832{
1833 int err;
1834 if (debug_level >= DEBUG_LEVEL_INFO)
1835 printk("get_txidle(%s)=%d\n", info->device_name, info->idle_mode);
1836 COPY_TO_USER(err,idle_mode, &info->idle_mode, sizeof(int));
1837 if (err)
1838 return -EFAULT;
1839 return 0;
1840}
1841
1842static int set_txidle(MGSLPC_INFO * info, int idle_mode)
1843{
1844 unsigned long flags;
1845 if (debug_level >= DEBUG_LEVEL_INFO)
1846 printk("set_txidle(%s,%d)\n", info->device_name, idle_mode);
1847 spin_lock_irqsave(&info->lock, flags);
1848 info->idle_mode = idle_mode;
1849 tx_set_idle(info);
1850 spin_unlock_irqrestore(&info->lock, flags);
1851 return 0;
1852}
1853
1854static int get_interface(MGSLPC_INFO * info, int __user *if_mode)
1855{
1856 int err;
1857 if (debug_level >= DEBUG_LEVEL_INFO)
1858 printk("get_interface(%s)=%d\n", info->device_name, info->if_mode);
1859 COPY_TO_USER(err,if_mode, &info->if_mode, sizeof(int));
1860 if (err)
1861 return -EFAULT;
1862 return 0;
1863}
1864
1865static int set_interface(MGSLPC_INFO * info, int if_mode)
1866{
1867 unsigned long flags;
1868 unsigned char val;
1869 if (debug_level >= DEBUG_LEVEL_INFO)
1870 printk("set_interface(%s,%d)\n", info->device_name, if_mode);
1871 spin_lock_irqsave(&info->lock, flags);
1872 info->if_mode = if_mode;
1873
1874 val = read_reg(info, PVR) & 0x0f;
1875 switch (info->if_mode)
1876 {
1877 case MGSL_INTERFACE_RS232: val |= PVR_RS232; break;
1878 case MGSL_INTERFACE_V35: val |= PVR_V35; break;
1879 case MGSL_INTERFACE_RS422: val |= PVR_RS422; break;
1880 }
1881 write_reg(info, PVR, val);
1882
1883 spin_unlock_irqrestore(&info->lock, flags);
1884 return 0;
1885}
1886
1887static int set_txenable(MGSLPC_INFO * info, int enable, struct tty_struct *tty)
1888{
1889 unsigned long flags;
1890
1891 if (debug_level >= DEBUG_LEVEL_INFO)
1892 printk("set_txenable(%s,%d)\n", info->device_name, enable);
1893
1894 spin_lock_irqsave(&info->lock, flags);
1895 if (enable) {
1896 if (!info->tx_enabled)
1897 tx_start(info, tty);
1898 } else {
1899 if (info->tx_enabled)
1900 tx_stop(info);
1901 }
1902 spin_unlock_irqrestore(&info->lock, flags);
1903 return 0;
1904}
1905
1906static int tx_abort(MGSLPC_INFO * info)
1907{
1908 unsigned long flags;
1909
1910 if (debug_level >= DEBUG_LEVEL_INFO)
1911 printk("tx_abort(%s)\n", info->device_name);
1912
1913 spin_lock_irqsave(&info->lock, flags);
1914 if (info->tx_active && info->tx_count &&
1915 info->params.mode == MGSL_MODE_HDLC) {
1916
1917
1918
1919 info->tx_count = info->tx_put = info->tx_get = 0;
1920 info->tx_aborting = true;
1921 }
1922 spin_unlock_irqrestore(&info->lock, flags);
1923 return 0;
1924}
1925
1926static int set_rxenable(MGSLPC_INFO * info, int enable)
1927{
1928 unsigned long flags;
1929
1930 if (debug_level >= DEBUG_LEVEL_INFO)
1931 printk("set_rxenable(%s,%d)\n", info->device_name, enable);
1932
1933 spin_lock_irqsave(&info->lock, flags);
1934 if (enable) {
1935 if (!info->rx_enabled)
1936 rx_start(info);
1937 } else {
1938 if (info->rx_enabled)
1939 rx_stop(info);
1940 }
1941 spin_unlock_irqrestore(&info->lock, flags);
1942 return 0;
1943}
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953static int wait_events(MGSLPC_INFO * info, int __user *mask_ptr)
1954{
1955 unsigned long flags;
1956 int s;
1957 int rc=0;
1958 struct mgsl_icount cprev, cnow;
1959 int events;
1960 int mask;
1961 struct _input_signal_events oldsigs, newsigs;
1962 DECLARE_WAITQUEUE(wait, current);
1963
1964 COPY_FROM_USER(rc,&mask, mask_ptr, sizeof(int));
1965 if (rc)
1966 return -EFAULT;
1967
1968 if (debug_level >= DEBUG_LEVEL_INFO)
1969 printk("wait_events(%s,%d)\n", info->device_name, mask);
1970
1971 spin_lock_irqsave(&info->lock, flags);
1972
1973
1974 get_signals(info);
1975 s = info->serial_signals;
1976 events = mask &
1977 ( ((s & SerialSignal_DSR) ? MgslEvent_DsrActive:MgslEvent_DsrInactive) +
1978 ((s & SerialSignal_DCD) ? MgslEvent_DcdActive:MgslEvent_DcdInactive) +
1979 ((s & SerialSignal_CTS) ? MgslEvent_CtsActive:MgslEvent_CtsInactive) +
1980 ((s & SerialSignal_RI) ? MgslEvent_RiActive :MgslEvent_RiInactive) );
1981 if (events) {
1982 spin_unlock_irqrestore(&info->lock, flags);
1983 goto exit;
1984 }
1985
1986
1987 cprev = info->icount;
1988 oldsigs = info->input_signal_events;
1989
1990 if ((info->params.mode == MGSL_MODE_HDLC) &&
1991 (mask & MgslEvent_ExitHuntMode))
1992 irq_enable(info, CHA, IRQ_EXITHUNT);
1993
1994 set_current_state(TASK_INTERRUPTIBLE);
1995 add_wait_queue(&info->event_wait_q, &wait);
1996
1997 spin_unlock_irqrestore(&info->lock, flags);
1998
1999
2000 for(;;) {
2001 schedule();
2002 if (signal_pending(current)) {
2003 rc = -ERESTARTSYS;
2004 break;
2005 }
2006
2007
2008 spin_lock_irqsave(&info->lock, flags);
2009 cnow = info->icount;
2010 newsigs = info->input_signal_events;
2011 set_current_state(TASK_INTERRUPTIBLE);
2012 spin_unlock_irqrestore(&info->lock, flags);
2013
2014
2015 if (newsigs.dsr_up == oldsigs.dsr_up &&
2016 newsigs.dsr_down == oldsigs.dsr_down &&
2017 newsigs.dcd_up == oldsigs.dcd_up &&
2018 newsigs.dcd_down == oldsigs.dcd_down &&
2019 newsigs.cts_up == oldsigs.cts_up &&
2020 newsigs.cts_down == oldsigs.cts_down &&
2021 newsigs.ri_up == oldsigs.ri_up &&
2022 newsigs.ri_down == oldsigs.ri_down &&
2023 cnow.exithunt == cprev.exithunt &&
2024 cnow.rxidle == cprev.rxidle) {
2025 rc = -EIO;
2026 break;
2027 }
2028
2029 events = mask &
2030 ( (newsigs.dsr_up != oldsigs.dsr_up ? MgslEvent_DsrActive:0) +
2031 (newsigs.dsr_down != oldsigs.dsr_down ? MgslEvent_DsrInactive:0) +
2032 (newsigs.dcd_up != oldsigs.dcd_up ? MgslEvent_DcdActive:0) +
2033 (newsigs.dcd_down != oldsigs.dcd_down ? MgslEvent_DcdInactive:0) +
2034 (newsigs.cts_up != oldsigs.cts_up ? MgslEvent_CtsActive:0) +
2035 (newsigs.cts_down != oldsigs.cts_down ? MgslEvent_CtsInactive:0) +
2036 (newsigs.ri_up != oldsigs.ri_up ? MgslEvent_RiActive:0) +
2037 (newsigs.ri_down != oldsigs.ri_down ? MgslEvent_RiInactive:0) +
2038 (cnow.exithunt != cprev.exithunt ? MgslEvent_ExitHuntMode:0) +
2039 (cnow.rxidle != cprev.rxidle ? MgslEvent_IdleReceived:0) );
2040 if (events)
2041 break;
2042
2043 cprev = cnow;
2044 oldsigs = newsigs;
2045 }
2046
2047 remove_wait_queue(&info->event_wait_q, &wait);
2048 set_current_state(TASK_RUNNING);
2049
2050 if (mask & MgslEvent_ExitHuntMode) {
2051 spin_lock_irqsave(&info->lock, flags);
2052 if (!waitqueue_active(&info->event_wait_q))
2053 irq_disable(info, CHA, IRQ_EXITHUNT);
2054 spin_unlock_irqrestore(&info->lock, flags);
2055 }
2056exit:
2057 if (rc == 0)
2058 PUT_USER(rc, events, mask_ptr);
2059 return rc;
2060}
2061
2062static int modem_input_wait(MGSLPC_INFO *info,int arg)
2063{
2064 unsigned long flags;
2065 int rc;
2066 struct mgsl_icount cprev, cnow;
2067 DECLARE_WAITQUEUE(wait, current);
2068
2069
2070 spin_lock_irqsave(&info->lock, flags);
2071 cprev = info->icount;
2072 add_wait_queue(&info->status_event_wait_q, &wait);
2073 set_current_state(TASK_INTERRUPTIBLE);
2074 spin_unlock_irqrestore(&info->lock, flags);
2075
2076 for(;;) {
2077 schedule();
2078 if (signal_pending(current)) {
2079 rc = -ERESTARTSYS;
2080 break;
2081 }
2082
2083
2084 spin_lock_irqsave(&info->lock, flags);
2085 cnow = info->icount;
2086 set_current_state(TASK_INTERRUPTIBLE);
2087 spin_unlock_irqrestore(&info->lock, flags);
2088
2089
2090 if (cnow.rng == cprev.rng && cnow.dsr == cprev.dsr &&
2091 cnow.dcd == cprev.dcd && cnow.cts == cprev.cts) {
2092 rc = -EIO;
2093 break;
2094 }
2095
2096
2097 if ((arg & TIOCM_RNG && cnow.rng != cprev.rng) ||
2098 (arg & TIOCM_DSR && cnow.dsr != cprev.dsr) ||
2099 (arg & TIOCM_CD && cnow.dcd != cprev.dcd) ||
2100 (arg & TIOCM_CTS && cnow.cts != cprev.cts)) {
2101 rc = 0;
2102 break;
2103 }
2104
2105 cprev = cnow;
2106 }
2107 remove_wait_queue(&info->status_event_wait_q, &wait);
2108 set_current_state(TASK_RUNNING);
2109 return rc;
2110}
2111
2112
2113
2114static int tiocmget(struct tty_struct *tty)
2115{
2116 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
2117 unsigned int result;
2118 unsigned long flags;
2119
2120 spin_lock_irqsave(&info->lock, flags);
2121 get_signals(info);
2122 spin_unlock_irqrestore(&info->lock, flags);
2123
2124 result = ((info->serial_signals & SerialSignal_RTS) ? TIOCM_RTS:0) +
2125 ((info->serial_signals & SerialSignal_DTR) ? TIOCM_DTR:0) +
2126 ((info->serial_signals & SerialSignal_DCD) ? TIOCM_CAR:0) +
2127 ((info->serial_signals & SerialSignal_RI) ? TIOCM_RNG:0) +
2128 ((info->serial_signals & SerialSignal_DSR) ? TIOCM_DSR:0) +
2129 ((info->serial_signals & SerialSignal_CTS) ? TIOCM_CTS:0);
2130
2131 if (debug_level >= DEBUG_LEVEL_INFO)
2132 printk("%s(%d):%s tiocmget() value=%08X\n",
2133 __FILE__, __LINE__, info->device_name, result);
2134 return result;
2135}
2136
2137
2138
2139static int tiocmset(struct tty_struct *tty,
2140 unsigned int set, unsigned int clear)
2141{
2142 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
2143 unsigned long flags;
2144
2145 if (debug_level >= DEBUG_LEVEL_INFO)
2146 printk("%s(%d):%s tiocmset(%x,%x)\n",
2147 __FILE__, __LINE__, info->device_name, set, clear);
2148
2149 if (set & TIOCM_RTS)
2150 info->serial_signals |= SerialSignal_RTS;
2151 if (set & TIOCM_DTR)
2152 info->serial_signals |= SerialSignal_DTR;
2153 if (clear & TIOCM_RTS)
2154 info->serial_signals &= ~SerialSignal_RTS;
2155 if (clear & TIOCM_DTR)
2156 info->serial_signals &= ~SerialSignal_DTR;
2157
2158 spin_lock_irqsave(&info->lock, flags);
2159 set_signals(info);
2160 spin_unlock_irqrestore(&info->lock, flags);
2161
2162 return 0;
2163}
2164
2165
2166
2167
2168
2169
2170static int mgslpc_break(struct tty_struct *tty, int break_state)
2171{
2172 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2173 unsigned long flags;
2174
2175 if (debug_level >= DEBUG_LEVEL_INFO)
2176 printk("%s(%d):mgslpc_break(%s,%d)\n",
2177 __FILE__, __LINE__, info->device_name, break_state);
2178
2179 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_break"))
2180 return -EINVAL;
2181
2182 spin_lock_irqsave(&info->lock, flags);
2183 if (break_state == -1)
2184 set_reg_bits(info, CHA+DAFO, BIT6);
2185 else
2186 clear_reg_bits(info, CHA+DAFO, BIT6);
2187 spin_unlock_irqrestore(&info->lock, flags);
2188 return 0;
2189}
2190
2191static int mgslpc_get_icount(struct tty_struct *tty,
2192 struct serial_icounter_struct *icount)
2193{
2194 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2195 struct mgsl_icount cnow;
2196 unsigned long flags;
2197
2198 spin_lock_irqsave(&info->lock, flags);
2199 cnow = info->icount;
2200 spin_unlock_irqrestore(&info->lock, flags);
2201
2202 icount->cts = cnow.cts;
2203 icount->dsr = cnow.dsr;
2204 icount->rng = cnow.rng;
2205 icount->dcd = cnow.dcd;
2206 icount->rx = cnow.rx;
2207 icount->tx = cnow.tx;
2208 icount->frame = cnow.frame;
2209 icount->overrun = cnow.overrun;
2210 icount->parity = cnow.parity;
2211 icount->brk = cnow.brk;
2212 icount->buf_overrun = cnow.buf_overrun;
2213
2214 return 0;
2215}
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227static int mgslpc_ioctl(struct tty_struct *tty,
2228 unsigned int cmd, unsigned long arg)
2229{
2230 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2231 void __user *argp = (void __user *)arg;
2232
2233 if (debug_level >= DEBUG_LEVEL_INFO)
2234 printk("%s(%d):mgslpc_ioctl %s cmd=%08X\n", __FILE__, __LINE__,
2235 info->device_name, cmd);
2236
2237 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_ioctl"))
2238 return -ENODEV;
2239
2240 if ((cmd != TIOCGSERIAL) && (cmd != TIOCSSERIAL) &&
2241 (cmd != TIOCMIWAIT)) {
2242 if (tty_io_error(tty))
2243 return -EIO;
2244 }
2245
2246 switch (cmd) {
2247 case MGSL_IOCGPARAMS:
2248 return get_params(info, argp);
2249 case MGSL_IOCSPARAMS:
2250 return set_params(info, argp, tty);
2251 case MGSL_IOCGTXIDLE:
2252 return get_txidle(info, argp);
2253 case MGSL_IOCSTXIDLE:
2254 return set_txidle(info, (int)arg);
2255 case MGSL_IOCGIF:
2256 return get_interface(info, argp);
2257 case MGSL_IOCSIF:
2258 return set_interface(info,(int)arg);
2259 case MGSL_IOCTXENABLE:
2260 return set_txenable(info,(int)arg, tty);
2261 case MGSL_IOCRXENABLE:
2262 return set_rxenable(info,(int)arg);
2263 case MGSL_IOCTXABORT:
2264 return tx_abort(info);
2265 case MGSL_IOCGSTATS:
2266 return get_stats(info, argp);
2267 case MGSL_IOCWAITEVENT:
2268 return wait_events(info, argp);
2269 case TIOCMIWAIT:
2270 return modem_input_wait(info,(int)arg);
2271 default:
2272 return -ENOIOCTLCMD;
2273 }
2274 return 0;
2275}
2276
2277
2278
2279
2280
2281
2282
2283
2284static void mgslpc_set_termios(struct tty_struct *tty, struct ktermios *old_termios)
2285{
2286 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
2287 unsigned long flags;
2288
2289 if (debug_level >= DEBUG_LEVEL_INFO)
2290 printk("%s(%d):mgslpc_set_termios %s\n", __FILE__, __LINE__,
2291 tty->driver->name);
2292
2293
2294 if ((tty->termios.c_cflag == old_termios->c_cflag)
2295 && (RELEVANT_IFLAG(tty->termios.c_iflag)
2296 == RELEVANT_IFLAG(old_termios->c_iflag)))
2297 return;
2298
2299 mgslpc_change_params(info, tty);
2300
2301
2302 if ((old_termios->c_cflag & CBAUD) && !C_BAUD(tty)) {
2303 info->serial_signals &= ~(SerialSignal_RTS | SerialSignal_DTR);
2304 spin_lock_irqsave(&info->lock, flags);
2305 set_signals(info);
2306 spin_unlock_irqrestore(&info->lock, flags);
2307 }
2308
2309
2310 if (!(old_termios->c_cflag & CBAUD) && C_BAUD(tty)) {
2311 info->serial_signals |= SerialSignal_DTR;
2312 if (!C_CRTSCTS(tty) || !tty_throttled(tty))
2313 info->serial_signals |= SerialSignal_RTS;
2314 spin_lock_irqsave(&info->lock, flags);
2315 set_signals(info);
2316 spin_unlock_irqrestore(&info->lock, flags);
2317 }
2318
2319
2320 if (old_termios->c_cflag & CRTSCTS && !C_CRTSCTS(tty)) {
2321 tty->hw_stopped = 0;
2322 tx_release(tty);
2323 }
2324}
2325
2326static void mgslpc_close(struct tty_struct *tty, struct file * filp)
2327{
2328 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2329 struct tty_port *port = &info->port;
2330
2331 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_close"))
2332 return;
2333
2334 if (debug_level >= DEBUG_LEVEL_INFO)
2335 printk("%s(%d):mgslpc_close(%s) entry, count=%d\n",
2336 __FILE__, __LINE__, info->device_name, port->count);
2337
2338 if (tty_port_close_start(port, tty, filp) == 0)
2339 goto cleanup;
2340
2341 if (tty_port_initialized(port))
2342 mgslpc_wait_until_sent(tty, info->timeout);
2343
2344 mgslpc_flush_buffer(tty);
2345
2346 tty_ldisc_flush(tty);
2347 shutdown(info, tty);
2348
2349 tty_port_close_end(port, tty);
2350 tty_port_tty_set(port, NULL);
2351cleanup:
2352 if (debug_level >= DEBUG_LEVEL_INFO)
2353 printk("%s(%d):mgslpc_close(%s) exit, count=%d\n", __FILE__, __LINE__,
2354 tty->driver->name, port->count);
2355}
2356
2357
2358
2359static void mgslpc_wait_until_sent(struct tty_struct *tty, int timeout)
2360{
2361 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2362 unsigned long orig_jiffies, char_time;
2363
2364 if (!info)
2365 return;
2366
2367 if (debug_level >= DEBUG_LEVEL_INFO)
2368 printk("%s(%d):mgslpc_wait_until_sent(%s) entry\n",
2369 __FILE__, __LINE__, info->device_name);
2370
2371 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_wait_until_sent"))
2372 return;
2373
2374 if (!tty_port_initialized(&info->port))
2375 goto exit;
2376
2377 orig_jiffies = jiffies;
2378
2379
2380
2381
2382
2383
2384
2385 if (info->params.data_rate) {
2386 char_time = info->timeout/(32 * 5);
2387 if (!char_time)
2388 char_time++;
2389 } else
2390 char_time = 1;
2391
2392 if (timeout)
2393 char_time = min_t(unsigned long, char_time, timeout);
2394
2395 if (info->params.mode == MGSL_MODE_HDLC) {
2396 while (info->tx_active) {
2397 msleep_interruptible(jiffies_to_msecs(char_time));
2398 if (signal_pending(current))
2399 break;
2400 if (timeout && time_after(jiffies, orig_jiffies + timeout))
2401 break;
2402 }
2403 } else {
2404 while ((info->tx_count || info->tx_active) &&
2405 info->tx_enabled) {
2406 msleep_interruptible(jiffies_to_msecs(char_time));
2407 if (signal_pending(current))
2408 break;
2409 if (timeout && time_after(jiffies, orig_jiffies + timeout))
2410 break;
2411 }
2412 }
2413
2414exit:
2415 if (debug_level >= DEBUG_LEVEL_INFO)
2416 printk("%s(%d):mgslpc_wait_until_sent(%s) exit\n",
2417 __FILE__, __LINE__, info->device_name);
2418}
2419
2420
2421
2422
2423static void mgslpc_hangup(struct tty_struct *tty)
2424{
2425 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2426
2427 if (debug_level >= DEBUG_LEVEL_INFO)
2428 printk("%s(%d):mgslpc_hangup(%s)\n",
2429 __FILE__, __LINE__, info->device_name);
2430
2431 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_hangup"))
2432 return;
2433
2434 mgslpc_flush_buffer(tty);
2435 shutdown(info, tty);
2436 tty_port_hangup(&info->port);
2437}
2438
2439static int carrier_raised(struct tty_port *port)
2440{
2441 MGSLPC_INFO *info = container_of(port, MGSLPC_INFO, port);
2442 unsigned long flags;
2443
2444 spin_lock_irqsave(&info->lock, flags);
2445 get_signals(info);
2446 spin_unlock_irqrestore(&info->lock, flags);
2447
2448 if (info->serial_signals & SerialSignal_DCD)
2449 return 1;
2450 return 0;
2451}
2452
2453static void dtr_rts(struct tty_port *port, int onoff)
2454{
2455 MGSLPC_INFO *info = container_of(port, MGSLPC_INFO, port);
2456 unsigned long flags;
2457
2458 spin_lock_irqsave(&info->lock, flags);
2459 if (onoff)
2460 info->serial_signals |= SerialSignal_RTS | SerialSignal_DTR;
2461 else
2462 info->serial_signals &= ~(SerialSignal_RTS | SerialSignal_DTR);
2463 set_signals(info);
2464 spin_unlock_irqrestore(&info->lock, flags);
2465}
2466
2467
2468static int mgslpc_open(struct tty_struct *tty, struct file * filp)
2469{
2470 MGSLPC_INFO *info;
2471 struct tty_port *port;
2472 int retval, line;
2473 unsigned long flags;
2474
2475
2476 line = tty->index;
2477 if (line >= mgslpc_device_count) {
2478 printk("%s(%d):mgslpc_open with invalid line #%d.\n",
2479 __FILE__, __LINE__, line);
2480 return -ENODEV;
2481 }
2482
2483
2484 info = mgslpc_device_list;
2485 while(info && info->line != line)
2486 info = info->next_device;
2487 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_open"))
2488 return -ENODEV;
2489
2490 port = &info->port;
2491 tty->driver_data = info;
2492 tty_port_tty_set(port, tty);
2493
2494 if (debug_level >= DEBUG_LEVEL_INFO)
2495 printk("%s(%d):mgslpc_open(%s), old ref count = %d\n",
2496 __FILE__, __LINE__, tty->driver->name, port->count);
2497
2498 port->low_latency = (port->flags & ASYNC_LOW_LATENCY) ? 1 : 0;
2499
2500 spin_lock_irqsave(&info->netlock, flags);
2501 if (info->netcount) {
2502 retval = -EBUSY;
2503 spin_unlock_irqrestore(&info->netlock, flags);
2504 goto cleanup;
2505 }
2506 spin_lock(&port->lock);
2507 port->count++;
2508 spin_unlock(&port->lock);
2509 spin_unlock_irqrestore(&info->netlock, flags);
2510
2511 if (port->count == 1) {
2512
2513 retval = startup(info, tty);
2514 if (retval < 0)
2515 goto cleanup;
2516 }
2517
2518 retval = tty_port_block_til_ready(&info->port, tty, filp);
2519 if (retval) {
2520 if (debug_level >= DEBUG_LEVEL_INFO)
2521 printk("%s(%d):block_til_ready(%s) returned %d\n",
2522 __FILE__, __LINE__, info->device_name, retval);
2523 goto cleanup;
2524 }
2525
2526 if (debug_level >= DEBUG_LEVEL_INFO)
2527 printk("%s(%d):mgslpc_open(%s) success\n",
2528 __FILE__, __LINE__, info->device_name);
2529 retval = 0;
2530
2531cleanup:
2532 return retval;
2533}
2534
2535
2536
2537
2538
2539static inline void line_info(struct seq_file *m, MGSLPC_INFO *info)
2540{
2541 char stat_buf[30];
2542 unsigned long flags;
2543
2544 seq_printf(m, "%s:io:%04X irq:%d",
2545 info->device_name, info->io_base, info->irq_level);
2546
2547
2548 spin_lock_irqsave(&info->lock, flags);
2549 get_signals(info);
2550 spin_unlock_irqrestore(&info->lock, flags);
2551
2552 stat_buf[0] = 0;
2553 stat_buf[1] = 0;
2554 if (info->serial_signals & SerialSignal_RTS)
2555 strcat(stat_buf, "|RTS");
2556 if (info->serial_signals & SerialSignal_CTS)
2557 strcat(stat_buf, "|CTS");
2558 if (info->serial_signals & SerialSignal_DTR)
2559 strcat(stat_buf, "|DTR");
2560 if (info->serial_signals & SerialSignal_DSR)
2561 strcat(stat_buf, "|DSR");
2562 if (info->serial_signals & SerialSignal_DCD)
2563 strcat(stat_buf, "|CD");
2564 if (info->serial_signals & SerialSignal_RI)
2565 strcat(stat_buf, "|RI");
2566
2567 if (info->params.mode == MGSL_MODE_HDLC) {
2568 seq_printf(m, " HDLC txok:%d rxok:%d",
2569 info->icount.txok, info->icount.rxok);
2570 if (info->icount.txunder)
2571 seq_printf(m, " txunder:%d", info->icount.txunder);
2572 if (info->icount.txabort)
2573 seq_printf(m, " txabort:%d", info->icount.txabort);
2574 if (info->icount.rxshort)
2575 seq_printf(m, " rxshort:%d", info->icount.rxshort);
2576 if (info->icount.rxlong)
2577 seq_printf(m, " rxlong:%d", info->icount.rxlong);
2578 if (info->icount.rxover)
2579 seq_printf(m, " rxover:%d", info->icount.rxover);
2580 if (info->icount.rxcrc)
2581 seq_printf(m, " rxcrc:%d", info->icount.rxcrc);
2582 } else {
2583 seq_printf(m, " ASYNC tx:%d rx:%d",
2584 info->icount.tx, info->icount.rx);
2585 if (info->icount.frame)
2586 seq_printf(m, " fe:%d", info->icount.frame);
2587 if (info->icount.parity)
2588 seq_printf(m, " pe:%d", info->icount.parity);
2589 if (info->icount.brk)
2590 seq_printf(m, " brk:%d", info->icount.brk);
2591 if (info->icount.overrun)
2592 seq_printf(m, " oe:%d", info->icount.overrun);
2593 }
2594
2595
2596 seq_printf(m, " %s\n", stat_buf+1);
2597
2598 seq_printf(m, "txactive=%d bh_req=%d bh_run=%d pending_bh=%x\n",
2599 info->tx_active,info->bh_requested,info->bh_running,
2600 info->pending_bh);
2601}
2602
2603
2604
2605static int mgslpc_proc_show(struct seq_file *m, void *v)
2606{
2607 MGSLPC_INFO *info;
2608
2609 seq_printf(m, "synclink driver:%s\n", driver_version);
2610
2611 info = mgslpc_device_list;
2612 while (info) {
2613 line_info(m, info);
2614 info = info->next_device;
2615 }
2616 return 0;
2617}
2618
2619static int rx_alloc_buffers(MGSLPC_INFO *info)
2620{
2621
2622 info->rx_buf_size = sizeof(RXBUF) + info->max_frame_size;
2623
2624
2625 info->rx_buf_total_size = info->rx_buf_size * 8;
2626
2627
2628 if (info->rx_buf_total_size > 0x10000)
2629 info->rx_buf_total_size = 0x10000;
2630
2631
2632 info->rx_buf_count = info->rx_buf_total_size / info->rx_buf_size;
2633
2634 info->rx_buf = kmalloc(info->rx_buf_total_size, GFP_KERNEL);
2635 if (info->rx_buf == NULL)
2636 return -ENOMEM;
2637
2638
2639 info->flag_buf = kzalloc(info->max_frame_size, GFP_KERNEL);
2640 if (!info->flag_buf) {
2641 kfree(info->rx_buf);
2642 info->rx_buf = NULL;
2643 return -ENOMEM;
2644 }
2645
2646 rx_reset_buffers(info);
2647 return 0;
2648}
2649
2650static void rx_free_buffers(MGSLPC_INFO *info)
2651{
2652 kfree(info->rx_buf);
2653 info->rx_buf = NULL;
2654 kfree(info->flag_buf);
2655 info->flag_buf = NULL;
2656}
2657
2658static int claim_resources(MGSLPC_INFO *info)
2659{
2660 if (rx_alloc_buffers(info) < 0) {
2661 printk("Can't allocate rx buffer %s\n", info->device_name);
2662 release_resources(info);
2663 return -ENODEV;
2664 }
2665 return 0;
2666}
2667
2668static void release_resources(MGSLPC_INFO *info)
2669{
2670 if (debug_level >= DEBUG_LEVEL_INFO)
2671 printk("release_resources(%s)\n", info->device_name);
2672 rx_free_buffers(info);
2673}
2674
2675
2676
2677
2678
2679
2680static int mgslpc_add_device(MGSLPC_INFO *info)
2681{
2682 MGSLPC_INFO *current_dev = NULL;
2683 struct device *tty_dev;
2684 int ret;
2685
2686 info->next_device = NULL;
2687 info->line = mgslpc_device_count;
2688 sprintf(info->device_name,"ttySLP%d",info->line);
2689
2690 if (info->line < MAX_DEVICE_COUNT) {
2691 if (maxframe[info->line])
2692 info->max_frame_size = maxframe[info->line];
2693 }
2694
2695 mgslpc_device_count++;
2696
2697 if (!mgslpc_device_list)
2698 mgslpc_device_list = info;
2699 else {
2700 current_dev = mgslpc_device_list;
2701 while (current_dev->next_device)
2702 current_dev = current_dev->next_device;
2703 current_dev->next_device = info;
2704 }
2705
2706 if (info->max_frame_size < 4096)
2707 info->max_frame_size = 4096;
2708 else if (info->max_frame_size > 65535)
2709 info->max_frame_size = 65535;
2710
2711 printk("SyncLink PC Card %s:IO=%04X IRQ=%d\n",
2712 info->device_name, info->io_base, info->irq_level);
2713
2714#if SYNCLINK_GENERIC_HDLC
2715 ret = hdlcdev_init(info);
2716 if (ret != 0)
2717 goto failed;
2718#endif
2719
2720 tty_dev = tty_port_register_device(&info->port, serial_driver, info->line,
2721 &info->p_dev->dev);
2722 if (IS_ERR(tty_dev)) {
2723 ret = PTR_ERR(tty_dev);
2724#if SYNCLINK_GENERIC_HDLC
2725 hdlcdev_exit(info);
2726#endif
2727 goto failed;
2728 }
2729
2730 return 0;
2731
2732failed:
2733 if (current_dev)
2734 current_dev->next_device = NULL;
2735 else
2736 mgslpc_device_list = NULL;
2737 mgslpc_device_count--;
2738 return ret;
2739}
2740
2741static void mgslpc_remove_device(MGSLPC_INFO *remove_info)
2742{
2743 MGSLPC_INFO *info = mgslpc_device_list;
2744 MGSLPC_INFO *last = NULL;
2745
2746 while(info) {
2747 if (info == remove_info) {
2748 if (last)
2749 last->next_device = info->next_device;
2750 else
2751 mgslpc_device_list = info->next_device;
2752 tty_unregister_device(serial_driver, info->line);
2753#if SYNCLINK_GENERIC_HDLC
2754 hdlcdev_exit(info);
2755#endif
2756 release_resources(info);
2757 tty_port_destroy(&info->port);
2758 kfree(info);
2759 mgslpc_device_count--;
2760 return;
2761 }
2762 last = info;
2763 info = info->next_device;
2764 }
2765}
2766
2767static const struct pcmcia_device_id mgslpc_ids[] = {
2768 PCMCIA_DEVICE_MANF_CARD(0x02c5, 0x0050),
2769 PCMCIA_DEVICE_NULL
2770};
2771MODULE_DEVICE_TABLE(pcmcia, mgslpc_ids);
2772
2773static struct pcmcia_driver mgslpc_driver = {
2774 .owner = THIS_MODULE,
2775 .name = "synclink_cs",
2776 .probe = mgslpc_probe,
2777 .remove = mgslpc_detach,
2778 .id_table = mgslpc_ids,
2779 .suspend = mgslpc_suspend,
2780 .resume = mgslpc_resume,
2781};
2782
2783static const struct tty_operations mgslpc_ops = {
2784 .open = mgslpc_open,
2785 .close = mgslpc_close,
2786 .write = mgslpc_write,
2787 .put_char = mgslpc_put_char,
2788 .flush_chars = mgslpc_flush_chars,
2789 .write_room = mgslpc_write_room,
2790 .chars_in_buffer = mgslpc_chars_in_buffer,
2791 .flush_buffer = mgslpc_flush_buffer,
2792 .ioctl = mgslpc_ioctl,
2793 .throttle = mgslpc_throttle,
2794 .unthrottle = mgslpc_unthrottle,
2795 .send_xchar = mgslpc_send_xchar,
2796 .break_ctl = mgslpc_break,
2797 .wait_until_sent = mgslpc_wait_until_sent,
2798 .set_termios = mgslpc_set_termios,
2799 .stop = tx_pause,
2800 .start = tx_release,
2801 .hangup = mgslpc_hangup,
2802 .tiocmget = tiocmget,
2803 .tiocmset = tiocmset,
2804 .get_icount = mgslpc_get_icount,
2805 .proc_show = mgslpc_proc_show,
2806};
2807
2808static int __init synclink_cs_init(void)
2809{
2810 int rc;
2811
2812 if (break_on_load) {
2813 mgslpc_get_text_ptr();
2814 BREAKPOINT();
2815 }
2816
2817 serial_driver = tty_alloc_driver(MAX_DEVICE_COUNT,
2818 TTY_DRIVER_REAL_RAW |
2819 TTY_DRIVER_DYNAMIC_DEV);
2820 if (IS_ERR(serial_driver)) {
2821 rc = PTR_ERR(serial_driver);
2822 goto err;
2823 }
2824
2825
2826 serial_driver->driver_name = "synclink_cs";
2827 serial_driver->name = "ttySLP";
2828 serial_driver->major = ttymajor;
2829 serial_driver->minor_start = 64;
2830 serial_driver->type = TTY_DRIVER_TYPE_SERIAL;
2831 serial_driver->subtype = SERIAL_TYPE_NORMAL;
2832 serial_driver->init_termios = tty_std_termios;
2833 serial_driver->init_termios.c_cflag =
2834 B9600 | CS8 | CREAD | HUPCL | CLOCAL;
2835 tty_set_operations(serial_driver, &mgslpc_ops);
2836
2837 rc = tty_register_driver(serial_driver);
2838 if (rc < 0) {
2839 printk(KERN_ERR "%s(%d):Couldn't register serial driver\n",
2840 __FILE__, __LINE__);
2841 goto err_put_tty;
2842 }
2843
2844 rc = pcmcia_register_driver(&mgslpc_driver);
2845 if (rc < 0)
2846 goto err_unreg_tty;
2847
2848 printk(KERN_INFO "%s %s, tty major#%d\n", driver_name, driver_version,
2849 serial_driver->major);
2850
2851 return 0;
2852err_unreg_tty:
2853 tty_unregister_driver(serial_driver);
2854err_put_tty:
2855 put_tty_driver(serial_driver);
2856err:
2857 return rc;
2858}
2859
2860static void __exit synclink_cs_exit(void)
2861{
2862 pcmcia_unregister_driver(&mgslpc_driver);
2863 tty_unregister_driver(serial_driver);
2864 put_tty_driver(serial_driver);
2865}
2866
2867module_init(synclink_cs_init);
2868module_exit(synclink_cs_exit);
2869
2870static void mgslpc_set_rate(MGSLPC_INFO *info, unsigned char channel, unsigned int rate)
2871{
2872 unsigned int M, N;
2873 unsigned char val;
2874
2875
2876
2877
2878
2879 if (rate) {
2880 N = 3686400 / rate;
2881 if (!N)
2882 N = 1;
2883 N >>= 1;
2884 for (M = 1; N > 64 && M < 16; M++)
2885 N >>= 1;
2886 N--;
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896 write_reg(info, (unsigned char) (channel + BGR),
2897 (unsigned char) ((M << 6) + N));
2898 val = read_reg(info, (unsigned char) (channel + CCR2)) & 0x3f;
2899 val |= ((M << 4) & 0xc0);
2900 write_reg(info, (unsigned char) (channel + CCR2), val);
2901 }
2902}
2903
2904
2905
2906static void enable_auxclk(MGSLPC_INFO *info)
2907{
2908 unsigned char val;
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922 val = 0x82;
2923
2924
2925 if (info->params.mode == MGSL_MODE_HDLC && info->params.clock_speed)
2926 val |= BIT2;
2927 write_reg(info, CHB + MODE, val);
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939 write_reg(info, CHB + CCR0, 0xc0);
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952 write_reg(info, CHB + CCR1, 0x17);
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966 if (info->params.mode == MGSL_MODE_HDLC && info->params.clock_speed)
2967 write_reg(info, CHB + CCR2, 0x38);
2968 else
2969 write_reg(info, CHB + CCR2, 0x30);
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982 write_reg(info, CHB + CCR4, 0x50);
2983
2984
2985
2986
2987 if (info->params.mode == MGSL_MODE_HDLC && info->params.clock_speed)
2988 mgslpc_set_rate(info, CHB, info->params.clock_speed);
2989 else
2990 mgslpc_set_rate(info, CHB, 921600);
2991}
2992
2993static void loopback_enable(MGSLPC_INFO *info)
2994{
2995 unsigned char val;
2996
2997
2998 val = read_reg(info, CHA + CCR1) | (BIT2 | BIT1 | BIT0);
2999 write_reg(info, CHA + CCR1, val);
3000
3001
3002 val = read_reg(info, CHA + CCR2) | (BIT4 | BIT5);
3003 write_reg(info, CHA + CCR2, val);
3004
3005
3006 if (info->params.clock_speed)
3007 mgslpc_set_rate(info, CHA, info->params.clock_speed);
3008 else
3009 mgslpc_set_rate(info, CHA, 1843200);
3010
3011
3012 val = read_reg(info, CHA + MODE) | BIT0;
3013 write_reg(info, CHA + MODE, val);
3014}
3015
3016static void hdlc_mode(MGSLPC_INFO *info)
3017{
3018 unsigned char val;
3019 unsigned char clkmode, clksubmode;
3020
3021
3022 irq_disable(info, CHA, 0xffff);
3023 irq_disable(info, CHB, 0xffff);
3024 port_irq_disable(info, 0xff);
3025
3026
3027 clkmode = clksubmode = 0;
3028 if (info->params.flags & HDLC_FLAG_RXC_DPLL
3029 && info->params.flags & HDLC_FLAG_TXC_DPLL) {
3030
3031 clkmode = 7;
3032 } else if (info->params.flags & HDLC_FLAG_RXC_BRG
3033 && info->params.flags & HDLC_FLAG_TXC_BRG) {
3034
3035 clkmode = 7;
3036 clksubmode = 1;
3037 } else if (info->params.flags & HDLC_FLAG_RXC_DPLL) {
3038 if (info->params.flags & HDLC_FLAG_TXC_BRG) {
3039
3040 clkmode = 6;
3041 clksubmode = 1;
3042 } else {
3043
3044 clkmode = 6;
3045 }
3046 } else if (info->params.flags & HDLC_FLAG_TXC_BRG) {
3047
3048 clksubmode = 1;
3049 }
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063 val = 0x82;
3064 if (info->params.loopback)
3065 val |= BIT0;
3066
3067
3068 if (info->serial_signals & SerialSignal_RTS)
3069 val |= BIT2;
3070 write_reg(info, CHA + MODE, val);
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082 val = 0xc0;
3083 switch (info->params.encoding)
3084 {
3085 case HDLC_ENCODING_NRZI:
3086 val |= BIT3;
3087 break;
3088 case HDLC_ENCODING_BIPHASE_SPACE:
3089 val |= BIT4;
3090 break;
3091 case HDLC_ENCODING_BIPHASE_MARK:
3092 val |= BIT4 | BIT2;
3093 break;
3094 case HDLC_ENCODING_BIPHASE_LEVEL:
3095 val |= BIT4 | BIT3;
3096 break;
3097 }
3098 write_reg(info, CHA + CCR0, val);
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111 val = 0x10 + clkmode;
3112 write_reg(info, CHA + CCR1, val);
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126 val = 0x00;
3127 if (clkmode == 2 || clkmode == 3 || clkmode == 6
3128 || clkmode == 7 || (clkmode == 0 && clksubmode == 1))
3129 val |= BIT5;
3130 if (clksubmode)
3131 val |= BIT4;
3132 if (info->params.crc_type == HDLC_CRC_32_CCITT)
3133 val |= BIT1;
3134 if (info->params.encoding == HDLC_ENCODING_NRZB)
3135 val |= BIT0;
3136 write_reg(info, CHA + CCR2, val);
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150 val = 0x00;
3151 if (info->params.crc_type == HDLC_CRC_NONE)
3152 val |= BIT2 | BIT1;
3153 if (info->params.preamble != HDLC_PREAMBLE_PATTERN_NONE)
3154 val |= BIT5;
3155 switch (info->params.preamble_length)
3156 {
3157 case HDLC_PREAMBLE_LENGTH_16BITS:
3158 val |= BIT6;
3159 break;
3160 case HDLC_PREAMBLE_LENGTH_32BITS:
3161 val |= BIT6;
3162 break;
3163 case HDLC_PREAMBLE_LENGTH_64BITS:
3164 val |= BIT7 | BIT6;
3165 break;
3166 }
3167 write_reg(info, CHA + CCR3, val);
3168
3169
3170 val = 0;
3171 switch (info->params.preamble)
3172 {
3173 case HDLC_PREAMBLE_PATTERN_FLAGS: val = 0x7e; break;
3174 case HDLC_PREAMBLE_PATTERN_10: val = 0xaa; break;
3175 case HDLC_PREAMBLE_PATTERN_01: val = 0x55; break;
3176 case HDLC_PREAMBLE_PATTERN_ONES: val = 0xff; break;
3177 }
3178 write_reg(info, CHA + PRE, val);
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191 val = 0x50;
3192 write_reg(info, CHA + CCR4, val);
3193 if (info->params.flags & HDLC_FLAG_RXC_DPLL)
3194 mgslpc_set_rate(info, CHA, info->params.clock_speed * 16);
3195 else
3196 mgslpc_set_rate(info, CHA, info->params.clock_speed);
3197
3198
3199
3200
3201
3202
3203 write_reg(info, CHA + RLCR, 0);
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215 val = 0x00;
3216 if (info->params.flags & HDLC_FLAG_AUTO_DCD)
3217 val |= BIT5;
3218 write_reg(info, CHA + XBCH, val);
3219 enable_auxclk(info);
3220 if (info->params.loopback || info->testing_irq)
3221 loopback_enable(info);
3222 if (info->params.flags & HDLC_FLAG_AUTO_CTS)
3223 {
3224 irq_enable(info, CHB, IRQ_CTS);
3225
3226 set_reg_bits(info, CHA + PVR, BIT3);
3227 } else
3228 clear_reg_bits(info, CHA + PVR, BIT3);
3229
3230 irq_enable(info, CHA,
3231 IRQ_RXEOM | IRQ_RXFIFO | IRQ_ALLSENT |
3232 IRQ_UNDERRUN | IRQ_TXFIFO);
3233 issue_command(info, CHA, CMD_TXRESET + CMD_RXRESET);
3234 wait_command_complete(info, CHA);
3235 read_reg16(info, CHA + ISR);
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247 if (!info->testing_irq)
3248 clear_reg_bits(info, CHA + CCR0, BIT6);
3249
3250 tx_set_idle(info);
3251
3252 tx_stop(info);
3253 rx_stop(info);
3254}
3255
3256static void rx_stop(MGSLPC_INFO *info)
3257{
3258 if (debug_level >= DEBUG_LEVEL_ISR)
3259 printk("%s(%d):rx_stop(%s)\n",
3260 __FILE__, __LINE__, info->device_name);
3261
3262
3263 clear_reg_bits(info, CHA + MODE, BIT3);
3264
3265 info->rx_enabled = false;
3266 info->rx_overflow = false;
3267}
3268
3269static void rx_start(MGSLPC_INFO *info)
3270{
3271 if (debug_level >= DEBUG_LEVEL_ISR)
3272 printk("%s(%d):rx_start(%s)\n",
3273 __FILE__, __LINE__, info->device_name);
3274
3275 rx_reset_buffers(info);
3276 info->rx_enabled = false;
3277 info->rx_overflow = false;
3278
3279
3280 set_reg_bits(info, CHA + MODE, BIT3);
3281
3282 info->rx_enabled = true;
3283}
3284
3285static void tx_start(MGSLPC_INFO *info, struct tty_struct *tty)
3286{
3287 if (debug_level >= DEBUG_LEVEL_ISR)
3288 printk("%s(%d):tx_start(%s)\n",
3289 __FILE__, __LINE__, info->device_name);
3290
3291 if (info->tx_count) {
3292
3293
3294
3295 info->drop_rts_on_tx_done = false;
3296
3297 if (info->params.flags & HDLC_FLAG_AUTO_RTS) {
3298 get_signals(info);
3299 if (!(info->serial_signals & SerialSignal_RTS)) {
3300 info->serial_signals |= SerialSignal_RTS;
3301 set_signals(info);
3302 info->drop_rts_on_tx_done = true;
3303 }
3304 }
3305
3306 if (info->params.mode == MGSL_MODE_ASYNC) {
3307 if (!info->tx_active) {
3308 info->tx_active = true;
3309 tx_ready(info, tty);
3310 }
3311 } else {
3312 info->tx_active = true;
3313 tx_ready(info, tty);
3314 mod_timer(&info->tx_timer, jiffies +
3315 msecs_to_jiffies(5000));
3316 }
3317 }
3318
3319 if (!info->tx_enabled)
3320 info->tx_enabled = true;
3321}
3322
3323static void tx_stop(MGSLPC_INFO *info)
3324{
3325 if (debug_level >= DEBUG_LEVEL_ISR)
3326 printk("%s(%d):tx_stop(%s)\n",
3327 __FILE__, __LINE__, info->device_name);
3328
3329 del_timer(&info->tx_timer);
3330
3331 info->tx_enabled = false;
3332 info->tx_active = false;
3333}
3334
3335
3336
3337static void reset_device(MGSLPC_INFO *info)
3338{
3339
3340 write_reg(info, CHA + CCR0, 0x80);
3341 write_reg(info, CHB + CCR0, 0x80);
3342 write_reg(info, CHA + MODE, 0);
3343 write_reg(info, CHB + MODE, 0);
3344
3345
3346 irq_disable(info, CHA, 0xffff);
3347 irq_disable(info, CHB, 0xffff);
3348 port_irq_disable(info, 0xff);
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360 write_reg(info, PCR, 0x06);
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384 write_reg(info, IPC, 0x05);
3385}
3386
3387static void async_mode(MGSLPC_INFO *info)
3388{
3389 unsigned char val;
3390
3391
3392 irq_disable(info, CHA, 0xffff);
3393 irq_disable(info, CHB, 0xffff);
3394 port_irq_disable(info, 0xff);
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409 val = 0x06;
3410 if (info->params.loopback)
3411 val |= BIT0;
3412
3413
3414 if (!(info->serial_signals & SerialSignal_RTS))
3415 val |= BIT6;
3416 write_reg(info, CHA + MODE, val);
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428 write_reg(info, CHA + CCR0, 0x83);
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439 write_reg(info, CHA + CCR1, 0x1f);
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453 write_reg(info, CHA + CCR2, 0x10);
3454
3455
3456
3457
3458
3459
3460
3461
3462 write_reg(info, CHA + CCR3, 0);
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474 write_reg(info, CHA + CCR4, 0x50);
3475 mgslpc_set_rate(info, CHA, info->params.data_rate * 16);
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487 val = 0x00;
3488 if (info->params.data_bits != 8)
3489 val |= BIT0;
3490 if (info->params.stop_bits != 1)
3491 val |= BIT5;
3492 if (info->params.parity != ASYNC_PARITY_NONE)
3493 {
3494 val |= BIT2;
3495 if (info->params.parity == ASYNC_PARITY_ODD)
3496 val |= BIT3;
3497 else
3498 val |= BIT4;
3499 }
3500 write_reg(info, CHA + DAFO, val);
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514 write_reg(info, CHA + RFC, 0x5c);
3515
3516
3517
3518
3519
3520 write_reg(info, CHA + RLCR, 0);
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532 val = 0x00;
3533 if (info->params.flags & HDLC_FLAG_AUTO_DCD)
3534 val |= BIT5;
3535 write_reg(info, CHA + XBCH, val);
3536 if (info->params.flags & HDLC_FLAG_AUTO_CTS)
3537 irq_enable(info, CHA, IRQ_CTS);
3538
3539
3540 set_reg_bits(info, CHA + MODE, BIT3);
3541 enable_auxclk(info);
3542 if (info->params.flags & HDLC_FLAG_AUTO_CTS) {
3543 irq_enable(info, CHB, IRQ_CTS);
3544
3545 set_reg_bits(info, CHA + PVR, BIT3);
3546 } else
3547 clear_reg_bits(info, CHA + PVR, BIT3);
3548 irq_enable(info, CHA,
3549 IRQ_RXEOM | IRQ_RXFIFO | IRQ_BREAK_ON | IRQ_RXTIME |
3550 IRQ_ALLSENT | IRQ_TXFIFO);
3551 issue_command(info, CHA, CMD_TXRESET + CMD_RXRESET);
3552 wait_command_complete(info, CHA);
3553 read_reg16(info, CHA + ISR);
3554}
3555
3556
3557
3558static void tx_set_idle(MGSLPC_INFO *info)
3559{
3560
3561 if (info->idle_mode == HDLC_TXIDLE_FLAGS)
3562 set_reg_bits(info, CHA + CCR1, BIT3);
3563 else
3564 clear_reg_bits(info, CHA + CCR1, BIT3);
3565}
3566
3567
3568
3569static void get_signals(MGSLPC_INFO *info)
3570{
3571 unsigned char status = 0;
3572
3573
3574 info->serial_signals &= SerialSignal_RTS | SerialSignal_DTR;
3575
3576 if (read_reg(info, CHB + VSTR) & BIT7)
3577 info->serial_signals |= SerialSignal_DCD;
3578 if (read_reg(info, CHB + STAR) & BIT1)
3579 info->serial_signals |= SerialSignal_CTS;
3580
3581 status = read_reg(info, CHA + PVR);
3582 if (!(status & PVR_RI))
3583 info->serial_signals |= SerialSignal_RI;
3584 if (!(status & PVR_DSR))
3585 info->serial_signals |= SerialSignal_DSR;
3586}
3587
3588
3589
3590
3591static void set_signals(MGSLPC_INFO *info)
3592{
3593 unsigned char val;
3594
3595 val = read_reg(info, CHA + MODE);
3596 if (info->params.mode == MGSL_MODE_ASYNC) {
3597 if (info->serial_signals & SerialSignal_RTS)
3598 val &= ~BIT6;
3599 else
3600 val |= BIT6;
3601 } else {
3602 if (info->serial_signals & SerialSignal_RTS)
3603 val |= BIT2;
3604 else
3605 val &= ~BIT2;
3606 }
3607 write_reg(info, CHA + MODE, val);
3608
3609 if (info->serial_signals & SerialSignal_DTR)
3610 clear_reg_bits(info, CHA + PVR, PVR_DTR);
3611 else
3612 set_reg_bits(info, CHA + PVR, PVR_DTR);
3613}
3614
3615static void rx_reset_buffers(MGSLPC_INFO *info)
3616{
3617 RXBUF *buf;
3618 int i;
3619
3620 info->rx_put = 0;
3621 info->rx_get = 0;
3622 info->rx_frame_count = 0;
3623 for (i=0 ; i < info->rx_buf_count ; i++) {
3624 buf = (RXBUF*)(info->rx_buf + (i * info->rx_buf_size));
3625 buf->status = buf->count = 0;
3626 }
3627}
3628
3629
3630
3631
3632
3633
3634static bool rx_get_frame(MGSLPC_INFO *info, struct tty_struct *tty)
3635{
3636 unsigned short status;
3637 RXBUF *buf;
3638 unsigned int framesize = 0;
3639 unsigned long flags;
3640 bool return_frame = false;
3641
3642 if (info->rx_frame_count == 0)
3643 return false;
3644
3645 buf = (RXBUF*)(info->rx_buf + (info->rx_get * info->rx_buf_size));
3646
3647 status = buf->status;
3648
3649
3650
3651
3652
3653
3654 if ((status & 0xf0) != 0xA0) {
3655 if (!(status & BIT7) || (status & BIT4))
3656 info->icount.rxabort++;
3657 else if (status & BIT6)
3658 info->icount.rxover++;
3659 else if (!(status & BIT5)) {
3660 info->icount.rxcrc++;
3661 if (info->params.crc_type & HDLC_CRC_RETURN_EX)
3662 return_frame = true;
3663 }
3664 framesize = 0;
3665#if SYNCLINK_GENERIC_HDLC
3666 {
3667 info->netdev->stats.rx_errors++;
3668 info->netdev->stats.rx_frame_errors++;
3669 }
3670#endif
3671 } else
3672 return_frame = true;
3673
3674 if (return_frame)
3675 framesize = buf->count;
3676
3677 if (debug_level >= DEBUG_LEVEL_BH)
3678 printk("%s(%d):rx_get_frame(%s) status=%04X size=%d\n",
3679 __FILE__, __LINE__, info->device_name, status, framesize);
3680
3681 if (debug_level >= DEBUG_LEVEL_DATA)
3682 trace_block(info, buf->data, framesize, 0);
3683
3684 if (framesize) {
3685 if ((info->params.crc_type & HDLC_CRC_RETURN_EX &&
3686 framesize+1 > info->max_frame_size) ||
3687 framesize > info->max_frame_size)
3688 info->icount.rxlong++;
3689 else {
3690 if (status & BIT5)
3691 info->icount.rxok++;
3692
3693 if (info->params.crc_type & HDLC_CRC_RETURN_EX) {
3694 *(buf->data + framesize) = status & BIT5 ? RX_OK:RX_CRC_ERROR;
3695 ++framesize;
3696 }
3697
3698#if SYNCLINK_GENERIC_HDLC
3699 if (info->netcount)
3700 hdlcdev_rx(info, buf->data, framesize);
3701 else
3702#endif
3703 ldisc_receive_buf(tty, buf->data, info->flag_buf, framesize);
3704 }
3705 }
3706
3707 spin_lock_irqsave(&info->lock, flags);
3708 buf->status = buf->count = 0;
3709 info->rx_frame_count--;
3710 info->rx_get++;
3711 if (info->rx_get >= info->rx_buf_count)
3712 info->rx_get = 0;
3713 spin_unlock_irqrestore(&info->lock, flags);
3714
3715 return true;
3716}
3717
3718static bool register_test(MGSLPC_INFO *info)
3719{
3720 static unsigned char patterns[] =
3721 { 0x00, 0xff, 0xaa, 0x55, 0x69, 0x96, 0x0f };
3722 static unsigned int count = ARRAY_SIZE(patterns);
3723 unsigned int i;
3724 bool rc = true;
3725 unsigned long flags;
3726
3727 spin_lock_irqsave(&info->lock, flags);
3728 reset_device(info);
3729
3730 for (i = 0; i < count; i++) {
3731 write_reg(info, XAD1, patterns[i]);
3732 write_reg(info, XAD2, patterns[(i + 1) % count]);
3733 if ((read_reg(info, XAD1) != patterns[i]) ||
3734 (read_reg(info, XAD2) != patterns[(i + 1) % count])) {
3735 rc = false;
3736 break;
3737 }
3738 }
3739
3740 spin_unlock_irqrestore(&info->lock, flags);
3741 return rc;
3742}
3743
3744static bool irq_test(MGSLPC_INFO *info)
3745{
3746 unsigned long end_time;
3747 unsigned long flags;
3748
3749 spin_lock_irqsave(&info->lock, flags);
3750 reset_device(info);
3751
3752 info->testing_irq = true;
3753 hdlc_mode(info);
3754
3755 info->irq_occurred = false;
3756
3757
3758
3759 irq_enable(info, CHA, IRQ_TIMER);
3760 write_reg(info, CHA + TIMR, 0);
3761 issue_command(info, CHA, CMD_START_TIMER);
3762
3763 spin_unlock_irqrestore(&info->lock, flags);
3764
3765 end_time=100;
3766 while(end_time-- && !info->irq_occurred) {
3767 msleep_interruptible(10);
3768 }
3769
3770 info->testing_irq = false;
3771
3772 spin_lock_irqsave(&info->lock, flags);
3773 reset_device(info);
3774 spin_unlock_irqrestore(&info->lock, flags);
3775
3776 return info->irq_occurred;
3777}
3778
3779static int adapter_test(MGSLPC_INFO *info)
3780{
3781 if (!register_test(info)) {
3782 info->init_error = DiagStatus_AddressFailure;
3783 printk("%s(%d):Register test failure for device %s Addr=%04X\n",
3784 __FILE__, __LINE__, info->device_name, (unsigned short)(info->io_base));
3785 return -ENODEV;
3786 }
3787
3788 if (!irq_test(info)) {
3789 info->init_error = DiagStatus_IrqFailure;
3790 printk("%s(%d):Interrupt test failure for device %s IRQ=%d\n",
3791 __FILE__, __LINE__, info->device_name, (unsigned short)(info->irq_level));
3792 return -ENODEV;
3793 }
3794
3795 if (debug_level >= DEBUG_LEVEL_INFO)
3796 printk("%s(%d):device %s passed diagnostics\n",
3797 __FILE__, __LINE__, info->device_name);
3798 return 0;
3799}
3800
3801static void trace_block(MGSLPC_INFO *info,const char* data, int count, int xmit)
3802{
3803 int i;
3804 int linecount;
3805 if (xmit)
3806 printk("%s tx data:\n", info->device_name);
3807 else
3808 printk("%s rx data:\n", info->device_name);
3809
3810 while(count) {
3811 if (count > 16)
3812 linecount = 16;
3813 else
3814 linecount = count;
3815
3816 for(i=0;i<linecount;i++)
3817 printk("%02X ", (unsigned char)data[i]);
3818 for(;i<17;i++)
3819 printk(" ");
3820 for(i=0;i<linecount;i++) {
3821 if (data[i]>=040 && data[i]<=0176)
3822 printk("%c", data[i]);
3823 else
3824 printk(".");
3825 }
3826 printk("\n");
3827
3828 data += linecount;
3829 count -= linecount;
3830 }
3831}
3832
3833
3834
3835
3836static void tx_timeout(struct timer_list *t)
3837{
3838 MGSLPC_INFO *info = from_timer(info, t, tx_timer);
3839 unsigned long flags;
3840
3841 if (debug_level >= DEBUG_LEVEL_INFO)
3842 printk("%s(%d):tx_timeout(%s)\n",
3843 __FILE__, __LINE__, info->device_name);
3844 if (info->tx_active &&
3845 info->params.mode == MGSL_MODE_HDLC) {
3846 info->icount.txtimeout++;
3847 }
3848 spin_lock_irqsave(&info->lock, flags);
3849 info->tx_active = false;
3850 info->tx_count = info->tx_put = info->tx_get = 0;
3851
3852 spin_unlock_irqrestore(&info->lock, flags);
3853
3854#if SYNCLINK_GENERIC_HDLC
3855 if (info->netcount)
3856 hdlcdev_tx_done(info);
3857 else
3858#endif
3859 {
3860 struct tty_struct *tty = tty_port_tty_get(&info->port);
3861 bh_transmit(info, tty);
3862 tty_kref_put(tty);
3863 }
3864}
3865
3866#if SYNCLINK_GENERIC_HDLC
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878static int hdlcdev_attach(struct net_device *dev, unsigned short encoding,
3879 unsigned short parity)
3880{
3881 MGSLPC_INFO *info = dev_to_port(dev);
3882 struct tty_struct *tty;
3883 unsigned char new_encoding;
3884 unsigned short new_crctype;
3885
3886
3887 if (info->port.count)
3888 return -EBUSY;
3889
3890 switch (encoding)
3891 {
3892 case ENCODING_NRZ: new_encoding = HDLC_ENCODING_NRZ; break;
3893 case ENCODING_NRZI: new_encoding = HDLC_ENCODING_NRZI_SPACE; break;
3894 case ENCODING_FM_MARK: new_encoding = HDLC_ENCODING_BIPHASE_MARK; break;
3895 case ENCODING_FM_SPACE: new_encoding = HDLC_ENCODING_BIPHASE_SPACE; break;
3896 case ENCODING_MANCHESTER: new_encoding = HDLC_ENCODING_BIPHASE_LEVEL; break;
3897 default: return -EINVAL;
3898 }
3899
3900 switch (parity)
3901 {
3902 case PARITY_NONE: new_crctype = HDLC_CRC_NONE; break;
3903 case PARITY_CRC16_PR1_CCITT: new_crctype = HDLC_CRC_16_CCITT; break;
3904 case PARITY_CRC32_PR1_CCITT: new_crctype = HDLC_CRC_32_CCITT; break;
3905 default: return -EINVAL;
3906 }
3907
3908 info->params.encoding = new_encoding;
3909 info->params.crc_type = new_crctype;
3910
3911
3912 if (info->netcount) {
3913 tty = tty_port_tty_get(&info->port);
3914 mgslpc_program_hw(info, tty);
3915 tty_kref_put(tty);
3916 }
3917
3918 return 0;
3919}
3920
3921
3922
3923
3924
3925
3926
3927static netdev_tx_t hdlcdev_xmit(struct sk_buff *skb,
3928 struct net_device *dev)
3929{
3930 MGSLPC_INFO *info = dev_to_port(dev);
3931 unsigned long flags;
3932
3933 if (debug_level >= DEBUG_LEVEL_INFO)
3934 printk(KERN_INFO "%s:hdlc_xmit(%s)\n", __FILE__, dev->name);
3935
3936
3937 netif_stop_queue(dev);
3938
3939
3940 skb_copy_from_linear_data(skb, info->tx_buf, skb->len);
3941 info->tx_get = 0;
3942 info->tx_put = info->tx_count = skb->len;
3943
3944
3945 dev->stats.tx_packets++;
3946 dev->stats.tx_bytes += skb->len;
3947
3948
3949 dev_kfree_skb(skb);
3950
3951
3952 netif_trans_update(dev);
3953
3954
3955 spin_lock_irqsave(&info->lock, flags);
3956 if (!info->tx_active) {
3957 struct tty_struct *tty = tty_port_tty_get(&info->port);
3958 tx_start(info, tty);
3959 tty_kref_put(tty);
3960 }
3961 spin_unlock_irqrestore(&info->lock, flags);
3962
3963 return NETDEV_TX_OK;
3964}
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974static int hdlcdev_open(struct net_device *dev)
3975{
3976 MGSLPC_INFO *info = dev_to_port(dev);
3977 struct tty_struct *tty;
3978 int rc;
3979 unsigned long flags;
3980
3981 if (debug_level >= DEBUG_LEVEL_INFO)
3982 printk("%s:hdlcdev_open(%s)\n", __FILE__, dev->name);
3983
3984
3985 rc = hdlc_open(dev);
3986 if (rc != 0)
3987 return rc;
3988
3989
3990 spin_lock_irqsave(&info->netlock, flags);
3991 if (info->port.count != 0 || info->netcount != 0) {
3992 printk(KERN_WARNING "%s: hdlc_open returning busy\n", dev->name);
3993 spin_unlock_irqrestore(&info->netlock, flags);
3994 return -EBUSY;
3995 }
3996 info->netcount=1;
3997 spin_unlock_irqrestore(&info->netlock, flags);
3998
3999 tty = tty_port_tty_get(&info->port);
4000
4001 rc = startup(info, tty);
4002 if (rc != 0) {
4003 tty_kref_put(tty);
4004 spin_lock_irqsave(&info->netlock, flags);
4005 info->netcount=0;
4006 spin_unlock_irqrestore(&info->netlock, flags);
4007 return rc;
4008 }
4009
4010 info->serial_signals |= SerialSignal_RTS | SerialSignal_DTR;
4011 mgslpc_program_hw(info, tty);
4012 tty_kref_put(tty);
4013
4014
4015 netif_trans_update(dev);
4016 netif_start_queue(dev);
4017
4018
4019 spin_lock_irqsave(&info->lock, flags);
4020 get_signals(info);
4021 spin_unlock_irqrestore(&info->lock, flags);
4022 if (info->serial_signals & SerialSignal_DCD)
4023 netif_carrier_on(dev);
4024 else
4025 netif_carrier_off(dev);
4026 return 0;
4027}
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037static int hdlcdev_close(struct net_device *dev)
4038{
4039 MGSLPC_INFO *info = dev_to_port(dev);
4040 struct tty_struct *tty = tty_port_tty_get(&info->port);
4041 unsigned long flags;
4042
4043 if (debug_level >= DEBUG_LEVEL_INFO)
4044 printk("%s:hdlcdev_close(%s)\n", __FILE__, dev->name);
4045
4046 netif_stop_queue(dev);
4047
4048
4049 shutdown(info, tty);
4050 tty_kref_put(tty);
4051 hdlc_close(dev);
4052
4053 spin_lock_irqsave(&info->netlock, flags);
4054 info->netcount=0;
4055 spin_unlock_irqrestore(&info->netlock, flags);
4056
4057 return 0;
4058}
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069static int hdlcdev_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
4070{
4071 const size_t size = sizeof(sync_serial_settings);
4072 sync_serial_settings new_line;
4073 sync_serial_settings __user *line = ifr->ifr_settings.ifs_ifsu.sync;
4074 MGSLPC_INFO *info = dev_to_port(dev);
4075 unsigned int flags;
4076
4077 if (debug_level >= DEBUG_LEVEL_INFO)
4078 printk("%s:hdlcdev_ioctl(%s)\n", __FILE__, dev->name);
4079
4080
4081 if (info->port.count)
4082 return -EBUSY;
4083
4084 if (cmd != SIOCWANDEV)
4085 return hdlc_ioctl(dev, ifr, cmd);
4086
4087 memset(&new_line, 0, size);
4088
4089 switch(ifr->ifr_settings.type) {
4090 case IF_GET_IFACE:
4091
4092 ifr->ifr_settings.type = IF_IFACE_SYNC_SERIAL;
4093 if (ifr->ifr_settings.size < size) {
4094 ifr->ifr_settings.size = size;
4095 return -ENOBUFS;
4096 }
4097
4098 flags = info->params.flags & (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
4099 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
4100 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
4101 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN);
4102
4103 switch (flags){
4104 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break;
4105 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break;
4106 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break;
4107 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break;
4108 default: new_line.clock_type = CLOCK_DEFAULT;
4109 }
4110
4111 new_line.clock_rate = info->params.clock_speed;
4112 new_line.loopback = info->params.loopback ? 1:0;
4113
4114 if (copy_to_user(line, &new_line, size))
4115 return -EFAULT;
4116 return 0;
4117
4118 case IF_IFACE_SYNC_SERIAL:
4119
4120 if(!capable(CAP_NET_ADMIN))
4121 return -EPERM;
4122 if (copy_from_user(&new_line, line, size))
4123 return -EFAULT;
4124
4125 switch (new_line.clock_type)
4126 {
4127 case CLOCK_EXT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN; break;
4128 case CLOCK_TXFROMRX: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN; break;
4129 case CLOCK_INT: flags = HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG; break;
4130 case CLOCK_TXINT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG; break;
4131 case CLOCK_DEFAULT: flags = info->params.flags &
4132 (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
4133 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
4134 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
4135 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN); break;
4136 default: return -EINVAL;
4137 }
4138
4139 if (new_line.loopback != 0 && new_line.loopback != 1)
4140 return -EINVAL;
4141
4142 info->params.flags &= ~(HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
4143 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
4144 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
4145 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN);
4146 info->params.flags |= flags;
4147
4148 info->params.loopback = new_line.loopback;
4149
4150 if (flags & (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG))
4151 info->params.clock_speed = new_line.clock_rate;
4152 else
4153 info->params.clock_speed = 0;
4154
4155
4156 if (info->netcount) {
4157 struct tty_struct *tty = tty_port_tty_get(&info->port);
4158 mgslpc_program_hw(info, tty);
4159 tty_kref_put(tty);
4160 }
4161 return 0;
4162
4163 default:
4164 return hdlc_ioctl(dev, ifr, cmd);
4165 }
4166}
4167
4168
4169
4170
4171
4172
4173static void hdlcdev_tx_timeout(struct net_device *dev)
4174{
4175 MGSLPC_INFO *info = dev_to_port(dev);
4176 unsigned long flags;
4177
4178 if (debug_level >= DEBUG_LEVEL_INFO)
4179 printk("hdlcdev_tx_timeout(%s)\n", dev->name);
4180
4181 dev->stats.tx_errors++;
4182 dev->stats.tx_aborted_errors++;
4183
4184 spin_lock_irqsave(&info->lock, flags);
4185 tx_stop(info);
4186 spin_unlock_irqrestore(&info->lock, flags);
4187
4188 netif_wake_queue(dev);
4189}
4190
4191
4192
4193
4194
4195
4196
4197static void hdlcdev_tx_done(MGSLPC_INFO *info)
4198{
4199 if (netif_queue_stopped(info->netdev))
4200 netif_wake_queue(info->netdev);
4201}
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211static void hdlcdev_rx(MGSLPC_INFO *info, char *buf, int size)
4212{
4213 struct sk_buff *skb = dev_alloc_skb(size);
4214 struct net_device *dev = info->netdev;
4215
4216 if (debug_level >= DEBUG_LEVEL_INFO)
4217 printk("hdlcdev_rx(%s)\n", dev->name);
4218
4219 if (skb == NULL) {
4220 printk(KERN_NOTICE "%s: can't alloc skb, dropping packet\n", dev->name);
4221 dev->stats.rx_dropped++;
4222 return;
4223 }
4224
4225 skb_put_data(skb, buf, size);
4226
4227 skb->protocol = hdlc_type_trans(skb, dev);
4228
4229 dev->stats.rx_packets++;
4230 dev->stats.rx_bytes += size;
4231
4232 netif_rx(skb);
4233}
4234
4235static const struct net_device_ops hdlcdev_ops = {
4236 .ndo_open = hdlcdev_open,
4237 .ndo_stop = hdlcdev_close,
4238 .ndo_start_xmit = hdlc_start_xmit,
4239 .ndo_do_ioctl = hdlcdev_ioctl,
4240 .ndo_tx_timeout = hdlcdev_tx_timeout,
4241};
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251static int hdlcdev_init(MGSLPC_INFO *info)
4252{
4253 int rc;
4254 struct net_device *dev;
4255 hdlc_device *hdlc;
4256
4257
4258
4259 dev = alloc_hdlcdev(info);
4260 if (dev == NULL) {
4261 printk(KERN_ERR "%s:hdlc device allocation failure\n", __FILE__);
4262 return -ENOMEM;
4263 }
4264
4265
4266 dev->base_addr = info->io_base;
4267 dev->irq = info->irq_level;
4268
4269
4270 dev->netdev_ops = &hdlcdev_ops;
4271 dev->watchdog_timeo = 10 * HZ;
4272 dev->tx_queue_len = 50;
4273
4274
4275 hdlc = dev_to_hdlc(dev);
4276 hdlc->attach = hdlcdev_attach;
4277 hdlc->xmit = hdlcdev_xmit;
4278
4279
4280 rc = register_hdlc_device(dev);
4281 if (rc) {
4282 printk(KERN_WARNING "%s:unable to register hdlc device\n", __FILE__);
4283 free_netdev(dev);
4284 return rc;
4285 }
4286
4287 info->netdev = dev;
4288 return 0;
4289}
4290
4291
4292
4293
4294
4295
4296
4297static void hdlcdev_exit(MGSLPC_INFO *info)
4298{
4299 unregister_hdlc_device(info->netdev);
4300 free_netdev(info->netdev);
4301 info->netdev = NULL;
4302}
4303
4304#endif
4305
4306
