1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28#include <drm/drmP.h>
29#include <drm/ttm/ttm_page_alloc.h>
30
31#include "cirrus_drv.h"
32
33static inline struct cirrus_device *
34cirrus_bdev(struct ttm_bo_device *bd)
35{
36 return container_of(bd, struct cirrus_device, ttm.bdev);
37}
38
39static int
40cirrus_ttm_mem_global_init(struct drm_global_reference *ref)
41{
42 return ttm_mem_global_init(ref->object);
43}
44
45static void
46cirrus_ttm_mem_global_release(struct drm_global_reference *ref)
47{
48 ttm_mem_global_release(ref->object);
49}
50
51static int cirrus_ttm_global_init(struct cirrus_device *cirrus)
52{
53 struct drm_global_reference *global_ref;
54 int r;
55
56 global_ref = &cirrus->ttm.mem_global_ref;
57 global_ref->global_type = DRM_GLOBAL_TTM_MEM;
58 global_ref->size = sizeof(struct ttm_mem_global);
59 global_ref->init = &cirrus_ttm_mem_global_init;
60 global_ref->release = &cirrus_ttm_mem_global_release;
61 r = drm_global_item_ref(global_ref);
62 if (r != 0) {
63 DRM_ERROR("Failed setting up TTM memory accounting "
64 "subsystem.\n");
65 return r;
66 }
67
68 cirrus->ttm.bo_global_ref.mem_glob =
69 cirrus->ttm.mem_global_ref.object;
70 global_ref = &cirrus->ttm.bo_global_ref.ref;
71 global_ref->global_type = DRM_GLOBAL_TTM_BO;
72 global_ref->size = sizeof(struct ttm_bo_global);
73 global_ref->init = &ttm_bo_global_init;
74 global_ref->release = &ttm_bo_global_release;
75 r = drm_global_item_ref(global_ref);
76 if (r != 0) {
77 DRM_ERROR("Failed setting up TTM BO subsystem.\n");
78 drm_global_item_unref(&cirrus->ttm.mem_global_ref);
79 return r;
80 }
81 return 0;
82}
83
84static void
85cirrus_ttm_global_release(struct cirrus_device *cirrus)
86{
87 if (cirrus->ttm.mem_global_ref.release == NULL)
88 return;
89
90 drm_global_item_unref(&cirrus->ttm.bo_global_ref.ref);
91 drm_global_item_unref(&cirrus->ttm.mem_global_ref);
92 cirrus->ttm.mem_global_ref.release = NULL;
93}
94
95
96static void cirrus_bo_ttm_destroy(struct ttm_buffer_object *tbo)
97{
98 struct cirrus_bo *bo;
99
100 bo = container_of(tbo, struct cirrus_bo, bo);
101
102 drm_gem_object_release(&bo->gem);
103 kfree(bo);
104}
105
106static bool cirrus_ttm_bo_is_cirrus_bo(struct ttm_buffer_object *bo)
107{
108 if (bo->destroy == &cirrus_bo_ttm_destroy)
109 return true;
110 return false;
111}
112
113static int
114cirrus_bo_init_mem_type(struct ttm_bo_device *bdev, uint32_t type,
115 struct ttm_mem_type_manager *man)
116{
117 switch (type) {
118 case TTM_PL_SYSTEM:
119 man->flags = TTM_MEMTYPE_FLAG_MAPPABLE;
120 man->available_caching = TTM_PL_MASK_CACHING;
121 man->default_caching = TTM_PL_FLAG_CACHED;
122 break;
123 case TTM_PL_VRAM:
124 man->func = &ttm_bo_manager_func;
125 man->flags = TTM_MEMTYPE_FLAG_FIXED |
126 TTM_MEMTYPE_FLAG_MAPPABLE;
127 man->available_caching = TTM_PL_FLAG_UNCACHED |
128 TTM_PL_FLAG_WC;
129 man->default_caching = TTM_PL_FLAG_WC;
130 break;
131 default:
132 DRM_ERROR("Unsupported memory type %u\n", (unsigned)type);
133 return -EINVAL;
134 }
135 return 0;
136}
137
138static void
139cirrus_bo_evict_flags(struct ttm_buffer_object *bo, struct ttm_placement *pl)
140{
141 struct cirrus_bo *cirrusbo = cirrus_bo(bo);
142
143 if (!cirrus_ttm_bo_is_cirrus_bo(bo))
144 return;
145
146 cirrus_ttm_placement(cirrusbo, TTM_PL_FLAG_SYSTEM);
147 *pl = cirrusbo->placement;
148}
149
150static int cirrus_bo_verify_access(struct ttm_buffer_object *bo, struct file *filp)
151{
152 struct cirrus_bo *cirrusbo = cirrus_bo(bo);
153
154 return drm_vma_node_verify_access(&cirrusbo->gem.vma_node,
155 filp->private_data);
156}
157
158static int cirrus_ttm_io_mem_reserve(struct ttm_bo_device *bdev,
159 struct ttm_mem_reg *mem)
160{
161 struct ttm_mem_type_manager *man = &bdev->man[mem->mem_type];
162 struct cirrus_device *cirrus = cirrus_bdev(bdev);
163
164 mem->bus.addr = NULL;
165 mem->bus.offset = 0;
166 mem->bus.size = mem->num_pages << PAGE_SHIFT;
167 mem->bus.base = 0;
168 mem->bus.is_iomem = false;
169 if (!(man->flags & TTM_MEMTYPE_FLAG_MAPPABLE))
170 return -EINVAL;
171 switch (mem->mem_type) {
172 case TTM_PL_SYSTEM:
173
174 return 0;
175 case TTM_PL_VRAM:
176 mem->bus.offset = mem->start << PAGE_SHIFT;
177 mem->bus.base = pci_resource_start(cirrus->dev->pdev, 0);
178 mem->bus.is_iomem = true;
179 break;
180 default:
181 return -EINVAL;
182 break;
183 }
184 return 0;
185}
186
187static void cirrus_ttm_io_mem_free(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
188{
189}
190
191static void cirrus_ttm_backend_destroy(struct ttm_tt *tt)
192{
193 ttm_tt_fini(tt);
194 kfree(tt);
195}
196
197static struct ttm_backend_func cirrus_tt_backend_func = {
198 .destroy = &cirrus_ttm_backend_destroy,
199};
200
201
202static struct ttm_tt *cirrus_ttm_tt_create(struct ttm_buffer_object *bo,
203 uint32_t page_flags)
204{
205 struct ttm_tt *tt;
206
207 tt = kzalloc(sizeof(struct ttm_tt), GFP_KERNEL);
208 if (tt == NULL)
209 return NULL;
210 tt->func = &cirrus_tt_backend_func;
211 if (ttm_tt_init(tt, bo, page_flags)) {
212 kfree(tt);
213 return NULL;
214 }
215 return tt;
216}
217
218struct ttm_bo_driver cirrus_bo_driver = {
219 .ttm_tt_create = cirrus_ttm_tt_create,
220 .init_mem_type = cirrus_bo_init_mem_type,
221 .eviction_valuable = ttm_bo_eviction_valuable,
222 .evict_flags = cirrus_bo_evict_flags,
223 .move = NULL,
224 .verify_access = cirrus_bo_verify_access,
225 .io_mem_reserve = &cirrus_ttm_io_mem_reserve,
226 .io_mem_free = &cirrus_ttm_io_mem_free,
227};
228
229int cirrus_mm_init(struct cirrus_device *cirrus)
230{
231 int ret;
232 struct drm_device *dev = cirrus->dev;
233 struct ttm_bo_device *bdev = &cirrus->ttm.bdev;
234
235 ret = cirrus_ttm_global_init(cirrus);
236 if (ret)
237 return ret;
238
239 ret = ttm_bo_device_init(&cirrus->ttm.bdev,
240 cirrus->ttm.bo_global_ref.ref.object,
241 &cirrus_bo_driver,
242 dev->anon_inode->i_mapping,
243 DRM_FILE_PAGE_OFFSET,
244 true);
245 if (ret) {
246 DRM_ERROR("Error initialising bo driver; %d\n", ret);
247 return ret;
248 }
249
250 ret = ttm_bo_init_mm(bdev, TTM_PL_VRAM,
251 cirrus->mc.vram_size >> PAGE_SHIFT);
252 if (ret) {
253 DRM_ERROR("Failed ttm VRAM init: %d\n", ret);
254 return ret;
255 }
256
257 arch_io_reserve_memtype_wc(pci_resource_start(dev->pdev, 0),
258 pci_resource_len(dev->pdev, 0));
259
260 cirrus->fb_mtrr = arch_phys_wc_add(pci_resource_start(dev->pdev, 0),
261 pci_resource_len(dev->pdev, 0));
262
263 cirrus->mm_inited = true;
264 return 0;
265}
266
267void cirrus_mm_fini(struct cirrus_device *cirrus)
268{
269 struct drm_device *dev = cirrus->dev;
270
271 if (!cirrus->mm_inited)
272 return;
273
274 ttm_bo_device_release(&cirrus->ttm.bdev);
275
276 cirrus_ttm_global_release(cirrus);
277
278 arch_phys_wc_del(cirrus->fb_mtrr);
279 cirrus->fb_mtrr = 0;
280 arch_io_free_memtype_wc(pci_resource_start(dev->pdev, 0),
281 pci_resource_len(dev->pdev, 0));
282}
283
284void cirrus_ttm_placement(struct cirrus_bo *bo, int domain)
285{
286 u32 c = 0;
287 unsigned i;
288 bo->placement.placement = bo->placements;
289 bo->placement.busy_placement = bo->placements;
290 if (domain & TTM_PL_FLAG_VRAM)
291 bo->placements[c++].flags = TTM_PL_FLAG_WC | TTM_PL_FLAG_UNCACHED | TTM_PL_FLAG_VRAM;
292 if (domain & TTM_PL_FLAG_SYSTEM)
293 bo->placements[c++].flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM;
294 if (!c)
295 bo->placements[c++].flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM;
296 bo->placement.num_placement = c;
297 bo->placement.num_busy_placement = c;
298 for (i = 0; i < c; ++i) {
299 bo->placements[i].fpfn = 0;
300 bo->placements[i].lpfn = 0;
301 }
302}
303
304int cirrus_bo_create(struct drm_device *dev, int size, int align,
305 uint32_t flags, struct cirrus_bo **pcirrusbo)
306{
307 struct cirrus_device *cirrus = dev->dev_private;
308 struct cirrus_bo *cirrusbo;
309 size_t acc_size;
310 int ret;
311
312 cirrusbo = kzalloc(sizeof(struct cirrus_bo), GFP_KERNEL);
313 if (!cirrusbo)
314 return -ENOMEM;
315
316 ret = drm_gem_object_init(dev, &cirrusbo->gem, size);
317 if (ret) {
318 kfree(cirrusbo);
319 return ret;
320 }
321
322 cirrusbo->bo.bdev = &cirrus->ttm.bdev;
323
324 cirrus_ttm_placement(cirrusbo, TTM_PL_FLAG_VRAM | TTM_PL_FLAG_SYSTEM);
325
326 acc_size = ttm_bo_dma_acc_size(&cirrus->ttm.bdev, size,
327 sizeof(struct cirrus_bo));
328
329 ret = ttm_bo_init(&cirrus->ttm.bdev, &cirrusbo->bo, size,
330 ttm_bo_type_device, &cirrusbo->placement,
331 align >> PAGE_SHIFT, false, acc_size,
332 NULL, NULL, cirrus_bo_ttm_destroy);
333 if (ret)
334 return ret;
335
336 *pcirrusbo = cirrusbo;
337 return 0;
338}
339
340static inline u64 cirrus_bo_gpu_offset(struct cirrus_bo *bo)
341{
342 return bo->bo.offset;
343}
344
345int cirrus_bo_pin(struct cirrus_bo *bo, u32 pl_flag, u64 *gpu_addr)
346{
347 struct ttm_operation_ctx ctx = { false, false };
348 int i, ret;
349
350 if (bo->pin_count) {
351 bo->pin_count++;
352 if (gpu_addr)
353 *gpu_addr = cirrus_bo_gpu_offset(bo);
354 }
355
356 cirrus_ttm_placement(bo, pl_flag);
357 for (i = 0; i < bo->placement.num_placement; i++)
358 bo->placements[i].flags |= TTM_PL_FLAG_NO_EVICT;
359 ret = ttm_bo_validate(&bo->bo, &bo->placement, &ctx);
360 if (ret)
361 return ret;
362
363 bo->pin_count = 1;
364 if (gpu_addr)
365 *gpu_addr = cirrus_bo_gpu_offset(bo);
366 return 0;
367}
368
369int cirrus_bo_push_sysram(struct cirrus_bo *bo)
370{
371 struct ttm_operation_ctx ctx = { false, false };
372 int i, ret;
373 if (!bo->pin_count) {
374 DRM_ERROR("unpin bad %p\n", bo);
375 return 0;
376 }
377 bo->pin_count--;
378 if (bo->pin_count)
379 return 0;
380
381 if (bo->kmap.virtual)
382 ttm_bo_kunmap(&bo->kmap);
383
384 cirrus_ttm_placement(bo, TTM_PL_FLAG_SYSTEM);
385 for (i = 0; i < bo->placement.num_placement ; i++)
386 bo->placements[i].flags |= TTM_PL_FLAG_NO_EVICT;
387
388 ret = ttm_bo_validate(&bo->bo, &bo->placement, &ctx);
389 if (ret) {
390 DRM_ERROR("pushing to VRAM failed\n");
391 return ret;
392 }
393 return 0;
394}
395
396int cirrus_mmap(struct file *filp, struct vm_area_struct *vma)
397{
398 struct drm_file *file_priv;
399 struct cirrus_device *cirrus;
400
401 if (unlikely(vma->vm_pgoff < DRM_FILE_PAGE_OFFSET))
402 return -EINVAL;
403
404 file_priv = filp->private_data;
405 cirrus = file_priv->minor->dev->dev_private;
406 return ttm_bo_mmap(filp, vma, &cirrus->ttm.bdev);
407}
408
