1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include <linux/module.h>
16#include <linux/kernel.h>
17#include <linux/errno.h>
18#include <linux/string.h>
19#include <linux/mm.h>
20#include <linux/vmalloc.h>
21#include <linux/delay.h>
22#include <linux/of.h>
23#include <linux/of_address.h>
24#include <linux/interrupt.h>
25#include <linux/fb.h>
26#include <linux/init.h>
27#include <linux/ioport.h>
28#include <linux/pci.h>
29#include <asm/io.h>
30
31#ifdef CONFIG_PPC32
32#include <asm/bootx.h>
33#endif
34
35#include "macmodes.h"
36
37
38enum {
39 cmap_unknown,
40 cmap_simple,
41 cmap_r128,
42 cmap_M3A,
43 cmap_M3B,
44 cmap_radeon,
45 cmap_gxt2000,
46 cmap_avivo,
47 cmap_qemu,
48};
49
50struct offb_par {
51 volatile void __iomem *cmap_adr;
52 volatile void __iomem *cmap_data;
53 int cmap_type;
54 int blanked;
55};
56
57struct offb_par default_par;
58
59#ifdef CONFIG_PPC32
60extern boot_infos_t *boot_infos;
61#endif
62
63
64#define AVIVO_DC_LUT_RW_SELECT 0x6480
65#define AVIVO_DC_LUT_RW_MODE 0x6484
66#define AVIVO_DC_LUT_RW_INDEX 0x6488
67#define AVIVO_DC_LUT_SEQ_COLOR 0x648c
68#define AVIVO_DC_LUT_PWL_DATA 0x6490
69#define AVIVO_DC_LUT_30_COLOR 0x6494
70#define AVIVO_DC_LUT_READ_PIPE_SELECT 0x6498
71#define AVIVO_DC_LUT_WRITE_EN_MASK 0x649c
72#define AVIVO_DC_LUT_AUTOFILL 0x64a0
73
74#define AVIVO_DC_LUTA_CONTROL 0x64c0
75#define AVIVO_DC_LUTA_BLACK_OFFSET_BLUE 0x64c4
76#define AVIVO_DC_LUTA_BLACK_OFFSET_GREEN 0x64c8
77#define AVIVO_DC_LUTA_BLACK_OFFSET_RED 0x64cc
78#define AVIVO_DC_LUTA_WHITE_OFFSET_BLUE 0x64d0
79#define AVIVO_DC_LUTA_WHITE_OFFSET_GREEN 0x64d4
80#define AVIVO_DC_LUTA_WHITE_OFFSET_RED 0x64d8
81
82#define AVIVO_DC_LUTB_CONTROL 0x6cc0
83#define AVIVO_DC_LUTB_BLACK_OFFSET_BLUE 0x6cc4
84#define AVIVO_DC_LUTB_BLACK_OFFSET_GREEN 0x6cc8
85#define AVIVO_DC_LUTB_BLACK_OFFSET_RED 0x6ccc
86#define AVIVO_DC_LUTB_WHITE_OFFSET_BLUE 0x6cd0
87#define AVIVO_DC_LUTB_WHITE_OFFSET_GREEN 0x6cd4
88#define AVIVO_DC_LUTB_WHITE_OFFSET_RED 0x6cd8
89
90
91
92
93
94
95
96static int offb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,
97 u_int transp, struct fb_info *info)
98{
99 struct offb_par *par = (struct offb_par *) info->par;
100
101 if (info->fix.visual == FB_VISUAL_TRUECOLOR) {
102 u32 *pal = info->pseudo_palette;
103 u32 cr = red >> (16 - info->var.red.length);
104 u32 cg = green >> (16 - info->var.green.length);
105 u32 cb = blue >> (16 - info->var.blue.length);
106 u32 value;
107
108 if (regno >= 16)
109 return -EINVAL;
110
111 value = (cr << info->var.red.offset) |
112 (cg << info->var.green.offset) |
113 (cb << info->var.blue.offset);
114 if (info->var.transp.length > 0) {
115 u32 mask = (1 << info->var.transp.length) - 1;
116 mask <<= info->var.transp.offset;
117 value |= mask;
118 }
119 pal[regno] = value;
120 return 0;
121 }
122
123 if (regno > 255)
124 return -EINVAL;
125
126 red >>= 8;
127 green >>= 8;
128 blue >>= 8;
129
130 if (!par->cmap_adr)
131 return 0;
132
133 switch (par->cmap_type) {
134 case cmap_simple:
135 writeb(regno, par->cmap_adr);
136 writeb(red, par->cmap_data);
137 writeb(green, par->cmap_data);
138 writeb(blue, par->cmap_data);
139 break;
140 case cmap_M3A:
141
142 out_le32(par->cmap_adr + 0x58,
143 in_le32(par->cmap_adr + 0x58) & ~0x20);
144 case cmap_r128:
145
146 out_8(par->cmap_adr + 0xb0, regno);
147 out_le32(par->cmap_adr + 0xb4,
148 (red << 16 | green << 8 | blue));
149 break;
150 case cmap_M3B:
151
152 out_le32(par->cmap_adr + 0x58,
153 in_le32(par->cmap_adr + 0x58) | 0x20);
154
155 out_8(par->cmap_adr + 0xb0, regno);
156 out_le32(par->cmap_adr + 0xb4, (red << 16 | green << 8 | blue));
157 break;
158 case cmap_radeon:
159
160 out_8(par->cmap_adr + 0xb0, regno);
161 out_le32(par->cmap_adr + 0xb4, (red << 16 | green << 8 | blue));
162 break;
163 case cmap_gxt2000:
164 out_le32(((unsigned __iomem *) par->cmap_adr) + regno,
165 (red << 16 | green << 8 | blue));
166 break;
167 case cmap_avivo:
168
169 writel(1, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
170 writeb(regno, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
171 writel(((red) << 22) | ((green) << 12) | ((blue) << 2),
172 par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
173 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
174 writeb(regno, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
175 writel(((red) << 22) | ((green) << 12) | ((blue) << 2),
176 par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
177 break;
178 }
179
180 return 0;
181}
182
183
184
185
186
187static int offb_blank(int blank, struct fb_info *info)
188{
189 struct offb_par *par = (struct offb_par *) info->par;
190 int i, j;
191
192 if (!par->cmap_adr)
193 return 0;
194
195 if (!par->blanked)
196 if (!blank)
197 return 0;
198
199 par->blanked = blank;
200
201 if (blank)
202 for (i = 0; i < 256; i++) {
203 switch (par->cmap_type) {
204 case cmap_simple:
205 writeb(i, par->cmap_adr);
206 for (j = 0; j < 3; j++)
207 writeb(0, par->cmap_data);
208 break;
209 case cmap_M3A:
210
211 out_le32(par->cmap_adr + 0x58,
212 in_le32(par->cmap_adr + 0x58) & ~0x20);
213 case cmap_r128:
214
215 out_8(par->cmap_adr + 0xb0, i);
216 out_le32(par->cmap_adr + 0xb4, 0);
217 break;
218 case cmap_M3B:
219
220 out_le32(par->cmap_adr + 0x58,
221 in_le32(par->cmap_adr + 0x58) | 0x20);
222
223 out_8(par->cmap_adr + 0xb0, i);
224 out_le32(par->cmap_adr + 0xb4, 0);
225 break;
226 case cmap_radeon:
227 out_8(par->cmap_adr + 0xb0, i);
228 out_le32(par->cmap_adr + 0xb4, 0);
229 break;
230 case cmap_gxt2000:
231 out_le32(((unsigned __iomem *) par->cmap_adr) + i,
232 0);
233 break;
234 case cmap_avivo:
235 writel(1, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
236 writeb(i, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
237 writel(0, par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
238 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
239 writeb(i, par->cmap_adr + AVIVO_DC_LUT_RW_INDEX);
240 writel(0, par->cmap_adr + AVIVO_DC_LUT_30_COLOR);
241 break;
242 }
243 } else
244 fb_set_cmap(&info->cmap, info);
245 return 0;
246}
247
248static int offb_set_par(struct fb_info *info)
249{
250 struct offb_par *par = (struct offb_par *) info->par;
251
252
253 if (par->cmap_type == cmap_avivo) {
254 writel(0, par->cmap_adr + AVIVO_DC_LUTA_CONTROL);
255 writel(0, par->cmap_adr + AVIVO_DC_LUTA_BLACK_OFFSET_BLUE);
256 writel(0, par->cmap_adr + AVIVO_DC_LUTA_BLACK_OFFSET_GREEN);
257 writel(0, par->cmap_adr + AVIVO_DC_LUTA_BLACK_OFFSET_RED);
258 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTA_WHITE_OFFSET_BLUE);
259 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTA_WHITE_OFFSET_GREEN);
260 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTA_WHITE_OFFSET_RED);
261 writel(0, par->cmap_adr + AVIVO_DC_LUTB_CONTROL);
262 writel(0, par->cmap_adr + AVIVO_DC_LUTB_BLACK_OFFSET_BLUE);
263 writel(0, par->cmap_adr + AVIVO_DC_LUTB_BLACK_OFFSET_GREEN);
264 writel(0, par->cmap_adr + AVIVO_DC_LUTB_BLACK_OFFSET_RED);
265 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTB_WHITE_OFFSET_BLUE);
266 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTB_WHITE_OFFSET_GREEN);
267 writel(0x0000ffff, par->cmap_adr + AVIVO_DC_LUTB_WHITE_OFFSET_RED);
268 writel(1, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
269 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_MODE);
270 writel(0x0000003f, par->cmap_adr + AVIVO_DC_LUT_WRITE_EN_MASK);
271 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_SELECT);
272 writel(0, par->cmap_adr + AVIVO_DC_LUT_RW_MODE);
273 writel(0x0000003f, par->cmap_adr + AVIVO_DC_LUT_WRITE_EN_MASK);
274 }
275 return 0;
276}
277
278static void offb_destroy(struct fb_info *info)
279{
280 if (info->screen_base)
281 iounmap(info->screen_base);
282 release_mem_region(info->apertures->ranges[0].base, info->apertures->ranges[0].size);
283 fb_dealloc_cmap(&info->cmap);
284 framebuffer_release(info);
285}
286
287static struct fb_ops offb_ops = {
288 .owner = THIS_MODULE,
289 .fb_destroy = offb_destroy,
290 .fb_setcolreg = offb_setcolreg,
291 .fb_set_par = offb_set_par,
292 .fb_blank = offb_blank,
293 .fb_fillrect = cfb_fillrect,
294 .fb_copyarea = cfb_copyarea,
295 .fb_imageblit = cfb_imageblit,
296};
297
298static void __iomem *offb_map_reg(struct device_node *np, int index,
299 unsigned long offset, unsigned long size)
300{
301 const __be32 *addrp;
302 u64 asize, taddr;
303 unsigned int flags;
304
305 addrp = of_get_pci_address(np, index, &asize, &flags);
306 if (addrp == NULL)
307 addrp = of_get_address(np, index, &asize, &flags);
308 if (addrp == NULL)
309 return NULL;
310 if ((flags & (IORESOURCE_IO | IORESOURCE_MEM)) == 0)
311 return NULL;
312 if ((offset + size) > asize)
313 return NULL;
314 taddr = of_translate_address(np, addrp);
315 if (taddr == OF_BAD_ADDR)
316 return NULL;
317 return ioremap(taddr + offset, size);
318}
319
320static void offb_init_palette_hacks(struct fb_info *info, struct device_node *dp,
321 const char *name, unsigned long address)
322{
323 struct offb_par *par = (struct offb_par *) info->par;
324
325 if (dp && !strncmp(name, "ATY,Rage128", 11)) {
326 par->cmap_adr = offb_map_reg(dp, 2, 0, 0x1fff);
327 if (par->cmap_adr)
328 par->cmap_type = cmap_r128;
329 } else if (dp && (!strncmp(name, "ATY,RageM3pA", 12)
330 || !strncmp(name, "ATY,RageM3p12A", 14))) {
331 par->cmap_adr = offb_map_reg(dp, 2, 0, 0x1fff);
332 if (par->cmap_adr)
333 par->cmap_type = cmap_M3A;
334 } else if (dp && !strncmp(name, "ATY,RageM3pB", 12)) {
335 par->cmap_adr = offb_map_reg(dp, 2, 0, 0x1fff);
336 if (par->cmap_adr)
337 par->cmap_type = cmap_M3B;
338 } else if (dp && !strncmp(name, "ATY,Rage6", 9)) {
339 par->cmap_adr = offb_map_reg(dp, 1, 0, 0x1fff);
340 if (par->cmap_adr)
341 par->cmap_type = cmap_radeon;
342 } else if (!strncmp(name, "ATY,", 4)) {
343 unsigned long base = address & 0xff000000UL;
344 par->cmap_adr =
345 ioremap(base + 0x7ff000, 0x1000) + 0xcc0;
346 par->cmap_data = par->cmap_adr + 1;
347 par->cmap_type = cmap_simple;
348 } else if (dp && (of_device_is_compatible(dp, "pci1014,b7") ||
349 of_device_is_compatible(dp, "pci1014,21c"))) {
350 par->cmap_adr = offb_map_reg(dp, 0, 0x6000, 0x1000);
351 if (par->cmap_adr)
352 par->cmap_type = cmap_gxt2000;
353 } else if (dp && !strncmp(name, "vga,Display-", 12)) {
354
355 struct device_node *pciparent = of_get_parent(dp);
356 const u32 *vid, *did;
357 vid = of_get_property(pciparent, "vendor-id", NULL);
358 did = of_get_property(pciparent, "device-id", NULL);
359
360 if (vid && did && *vid == 0x1002 &&
361 ((*did >= 0x7100 && *did < 0x7800) ||
362 (*did >= 0x9400))) {
363 par->cmap_adr = offb_map_reg(pciparent, 2, 0, 0x10000);
364 if (par->cmap_adr)
365 par->cmap_type = cmap_avivo;
366 }
367 of_node_put(pciparent);
368 } else if (dp && of_device_is_compatible(dp, "qemu,std-vga")) {
369#ifdef __BIG_ENDIAN
370 const __be32 io_of_addr[3] = { 0x01000000, 0x0, 0x0 };
371#else
372 const __be32 io_of_addr[3] = { 0x00000001, 0x0, 0x0 };
373#endif
374 u64 io_addr = of_translate_address(dp, io_of_addr);
375 if (io_addr != OF_BAD_ADDR) {
376 par->cmap_adr = ioremap(io_addr + 0x3c8, 2);
377 if (par->cmap_adr) {
378 par->cmap_type = cmap_simple;
379 par->cmap_data = par->cmap_adr + 1;
380 }
381 }
382 }
383 info->fix.visual = (par->cmap_type != cmap_unknown) ?
384 FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_STATIC_PSEUDOCOLOR;
385}
386
387static void __init offb_init_fb(const char *name,
388 int width, int height, int depth,
389 int pitch, unsigned long address,
390 int foreign_endian, struct device_node *dp)
391{
392 unsigned long res_size = pitch * height;
393 struct offb_par *par = &default_par;
394 unsigned long res_start = address;
395 struct fb_fix_screeninfo *fix;
396 struct fb_var_screeninfo *var;
397 struct fb_info *info;
398
399 if (!request_mem_region(res_start, res_size, "offb"))
400 return;
401
402 printk(KERN_INFO
403 "Using unsupported %dx%d %s at %lx, depth=%d, pitch=%d\n",
404 width, height, name, address, depth, pitch);
405 if (depth != 8 && depth != 15 && depth != 16 && depth != 32) {
406 printk(KERN_ERR "%pOF: can't use depth = %d\n", dp, depth);
407 release_mem_region(res_start, res_size);
408 return;
409 }
410
411 info = framebuffer_alloc(sizeof(u32) * 16, NULL);
412
413 if (info == 0) {
414 release_mem_region(res_start, res_size);
415 return;
416 }
417
418 fix = &info->fix;
419 var = &info->var;
420 info->par = par;
421
422 strcpy(fix->id, "OFfb ");
423 strncat(fix->id, name, sizeof(fix->id) - sizeof("OFfb "));
424 fix->id[sizeof(fix->id) - 1] = '\0';
425
426 var->xres = var->xres_virtual = width;
427 var->yres = var->yres_virtual = height;
428 fix->line_length = pitch;
429
430 fix->smem_start = address;
431 fix->smem_len = pitch * height;
432 fix->type = FB_TYPE_PACKED_PIXELS;
433 fix->type_aux = 0;
434
435 par->cmap_type = cmap_unknown;
436 if (depth == 8)
437 offb_init_palette_hacks(info, dp, name, address);
438 else
439 fix->visual = FB_VISUAL_TRUECOLOR;
440
441 var->xoffset = var->yoffset = 0;
442 switch (depth) {
443 case 8:
444 var->bits_per_pixel = 8;
445 var->red.offset = 0;
446 var->red.length = 8;
447 var->green.offset = 0;
448 var->green.length = 8;
449 var->blue.offset = 0;
450 var->blue.length = 8;
451 var->transp.offset = 0;
452 var->transp.length = 0;
453 break;
454 case 15:
455 var->bits_per_pixel = 16;
456 var->red.offset = 10;
457 var->red.length = 5;
458 var->green.offset = 5;
459 var->green.length = 5;
460 var->blue.offset = 0;
461 var->blue.length = 5;
462 var->transp.offset = 0;
463 var->transp.length = 0;
464 break;
465 case 16:
466 var->bits_per_pixel = 16;
467 var->red.offset = 11;
468 var->red.length = 5;
469 var->green.offset = 5;
470 var->green.length = 6;
471 var->blue.offset = 0;
472 var->blue.length = 5;
473 var->transp.offset = 0;
474 var->transp.length = 0;
475 break;
476 case 32:
477 var->bits_per_pixel = 32;
478 var->red.offset = 16;
479 var->red.length = 8;
480 var->green.offset = 8;
481 var->green.length = 8;
482 var->blue.offset = 0;
483 var->blue.length = 8;
484 var->transp.offset = 24;
485 var->transp.length = 8;
486 break;
487 }
488 var->red.msb_right = var->green.msb_right = var->blue.msb_right =
489 var->transp.msb_right = 0;
490 var->grayscale = 0;
491 var->nonstd = 0;
492 var->activate = 0;
493 var->height = var->width = -1;
494 var->pixclock = 10000;
495 var->left_margin = var->right_margin = 16;
496 var->upper_margin = var->lower_margin = 16;
497 var->hsync_len = var->vsync_len = 8;
498 var->sync = 0;
499 var->vmode = FB_VMODE_NONINTERLACED;
500
501
502 info->apertures = alloc_apertures(1);
503 if (!info->apertures)
504 goto out_aper;
505 info->apertures->ranges[0].base = address;
506 info->apertures->ranges[0].size = fix->smem_len;
507
508 info->fbops = &offb_ops;
509 info->screen_base = ioremap(address, fix->smem_len);
510 info->pseudo_palette = (void *) (info + 1);
511 info->flags = FBINFO_DEFAULT | FBINFO_MISC_FIRMWARE | foreign_endian;
512
513 fb_alloc_cmap(&info->cmap, 256, 0);
514
515 if (register_framebuffer(info) < 0)
516 goto out_err;
517
518 fb_info(info, "Open Firmware frame buffer device on %pOF\n", dp);
519 return;
520
521out_err:
522 fb_dealloc_cmap(&info->cmap);
523 iounmap(info->screen_base);
524out_aper:
525 iounmap(par->cmap_adr);
526 par->cmap_adr = NULL;
527 framebuffer_release(info);
528 release_mem_region(res_start, res_size);
529}
530
531
532static void __init offb_init_nodriver(struct device_node *dp, int no_real_node)
533{
534 unsigned int len;
535 int i, width = 640, height = 480, depth = 8, pitch = 640;
536 unsigned int flags, rsize, addr_prop = 0;
537 unsigned long max_size = 0;
538 u64 rstart, address = OF_BAD_ADDR;
539 const __be32 *pp, *addrp, *up;
540 u64 asize;
541 int foreign_endian = 0;
542
543#ifdef __BIG_ENDIAN
544 if (of_get_property(dp, "little-endian", NULL))
545 foreign_endian = FBINFO_FOREIGN_ENDIAN;
546#else
547 if (of_get_property(dp, "big-endian", NULL))
548 foreign_endian = FBINFO_FOREIGN_ENDIAN;
549#endif
550
551 pp = of_get_property(dp, "linux,bootx-depth", &len);
552 if (pp == NULL)
553 pp = of_get_property(dp, "depth", &len);
554 if (pp && len == sizeof(u32))
555 depth = be32_to_cpup(pp);
556
557 pp = of_get_property(dp, "linux,bootx-width", &len);
558 if (pp == NULL)
559 pp = of_get_property(dp, "width", &len);
560 if (pp && len == sizeof(u32))
561 width = be32_to_cpup(pp);
562
563 pp = of_get_property(dp, "linux,bootx-height", &len);
564 if (pp == NULL)
565 pp = of_get_property(dp, "height", &len);
566 if (pp && len == sizeof(u32))
567 height = be32_to_cpup(pp);
568
569 pp = of_get_property(dp, "linux,bootx-linebytes", &len);
570 if (pp == NULL)
571 pp = of_get_property(dp, "linebytes", &len);
572 if (pp && len == sizeof(u32) && (*pp != 0xffffffffu))
573 pitch = be32_to_cpup(pp);
574 else
575 pitch = width * ((depth + 7) / 8);
576
577 rsize = (unsigned long)pitch * (unsigned long)height;
578
579
580
581
582
583
584
585
586
587
588
589 up = of_get_property(dp, "linux,bootx-addr", &len);
590 if (up == NULL)
591 up = of_get_property(dp, "address", &len);
592 if (up && len == sizeof(u32))
593 addr_prop = *up;
594
595
596 if (no_real_node)
597 goto skip_addr;
598
599 for (i = 0; (addrp = of_get_address(dp, i, &asize, &flags))
600 != NULL; i++) {
601 int match_addrp = 0;
602
603 if (!(flags & IORESOURCE_MEM))
604 continue;
605 if (asize < rsize)
606 continue;
607 rstart = of_translate_address(dp, addrp);
608 if (rstart == OF_BAD_ADDR)
609 continue;
610 if (addr_prop && (rstart <= addr_prop) &&
611 ((rstart + asize) >= (addr_prop + rsize)))
612 match_addrp = 1;
613 if (match_addrp) {
614 address = addr_prop;
615 break;
616 }
617 if (rsize > max_size) {
618 max_size = rsize;
619 address = OF_BAD_ADDR;
620 }
621
622 if (address == OF_BAD_ADDR)
623 address = rstart;
624 }
625 skip_addr:
626 if (address == OF_BAD_ADDR && addr_prop)
627 address = (u64)addr_prop;
628 if (address != OF_BAD_ADDR) {
629#ifdef CONFIG_PCI
630 const __be32 *vidp, *didp;
631 u32 vid, did;
632 struct pci_dev *pdev;
633
634 vidp = of_get_property(dp, "vendor-id", NULL);
635 didp = of_get_property(dp, "device-id", NULL);
636 if (vidp && didp) {
637 vid = be32_to_cpup(vidp);
638 did = be32_to_cpup(didp);
639 pdev = pci_get_device(vid, did, NULL);
640 if (!pdev || pci_enable_device(pdev))
641 return;
642 }
643#endif
644
645 if (strcmp(dp->name, "valkyrie") == 0)
646 address += 0x1000;
647 offb_init_fb(no_real_node ? "bootx" : dp->name,
648 width, height, depth, pitch, address,
649 foreign_endian, no_real_node ? NULL : dp);
650 }
651}
652
653static int __init offb_init(void)
654{
655 struct device_node *dp = NULL, *boot_disp = NULL;
656
657 if (fb_get_options("offb", NULL))
658 return -ENODEV;
659
660
661 if (of_get_property(of_chosen, "linux,bootx-noscreen", NULL) != NULL) {
662
663
664
665
666
667
668 offb_init_nodriver(of_chosen, 1);
669 }
670
671 for_each_node_by_type(dp, "display") {
672 if (of_get_property(dp, "linux,opened", NULL) &&
673 of_get_property(dp, "linux,boot-display", NULL)) {
674 boot_disp = dp;
675 offb_init_nodriver(dp, 0);
676 }
677 }
678 for_each_node_by_type(dp, "display") {
679 if (of_get_property(dp, "linux,opened", NULL) &&
680 dp != boot_disp)
681 offb_init_nodriver(dp, 0);
682 }
683
684 return 0;
685}
686
687
688module_init(offb_init);
689MODULE_LICENSE("GPL");
690
