1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17#include <linux/types.h>
18#include <linux/kernel.h>
19#include <linux/mm.h>
20#include <linux/tty.h>
21#include <linux/clocksource.h>
22#include <linux/console.h>
23#include <linux/linkage.h>
24#include <linux/init.h>
25#include <linux/major.h>
26#include <linux/genhd.h>
27#include <linux/rtc.h>
28#include <linux/interrupt.h>
29#include <linux/bcd.h>
30
31#include <asm/bootinfo.h>
32#include <asm/bootinfo-vme.h>
33#include <asm/byteorder.h>
34#include <asm/setup.h>
35#include <asm/irq.h>
36#include <asm/traps.h>
37#include <asm/machdep.h>
38#include <asm/bvme6000hw.h>
39
40static void bvme6000_get_model(char *model);
41extern void bvme6000_sched_init(void);
42extern int bvme6000_hwclk (int, struct rtc_time *);
43extern void bvme6000_reset (void);
44void bvme6000_set_vectors (void);
45
46
47int __init bvme6000_parse_bootinfo(const struct bi_record *bi)
48{
49 if (be16_to_cpu(bi->tag) == BI_VME_TYPE)
50 return 0;
51 else
52 return 1;
53}
54
55void bvme6000_reset(void)
56{
57 volatile PitRegsPtr pit = (PitRegsPtr)BVME_PIT_BASE;
58
59 pr_info("\r\n\nCalled bvme6000_reset\r\n"
60 "\r\r\r\r\r\r\r\r\r\r\r\r\r\r\r\r\r\r");
61
62
63
64
65 pit->pcddr |= 0x10;
66
67 while(1)
68 ;
69}
70
71static void bvme6000_get_model(char *model)
72{
73 sprintf(model, "BVME%d000", m68k_cputype == CPU_68060 ? 6 : 4);
74}
75
76
77
78
79
80static void __init bvme6000_init_IRQ(void)
81{
82 m68k_setup_user_interrupt(VEC_USER, 192);
83}
84
85void __init config_bvme6000(void)
86{
87 volatile PitRegsPtr pit = (PitRegsPtr)BVME_PIT_BASE;
88
89
90 if (!vme_brdtype) {
91 if (m68k_cputype == CPU_68060)
92 vme_brdtype = VME_TYPE_BVME6000;
93 else
94 vme_brdtype = VME_TYPE_BVME4000;
95 }
96#if 0
97
98
99
100
101 bvme6000_set_vectors();
102#endif
103
104 mach_sched_init = bvme6000_sched_init;
105 mach_init_IRQ = bvme6000_init_IRQ;
106 mach_hwclk = bvme6000_hwclk;
107 mach_reset = bvme6000_reset;
108 mach_get_model = bvme6000_get_model;
109
110 pr_info("Board is %sconfigured as a System Controller\n",
111 *config_reg_ptr & BVME_CONFIG_SW1 ? "" : "not ");
112
113
114
115 pit->pgcr = 0x00;
116 pit->psrr = 0x18;
117 pit->pacr = 0x00;
118 pit->padr = 0x00;
119 pit->paddr = 0x00;
120 pit->pbcr = 0x80;
121 pit->pbdr = 0xbc | (*config_reg_ptr & BVME_CONFIG_SW1 ? 0 : 0x40);
122
123 pit->pbddr = 0xf3;
124 pit->pcdr = 0x01;
125 pit->pcddr = 0x03;
126
127
128
129 bvme_acr_addrctl = 0;
130}
131
132
133irqreturn_t bvme6000_abort_int (int irq, void *dev_id)
134{
135 unsigned long *new = (unsigned long *)vectors;
136 unsigned long *old = (unsigned long *)0xf8000000;
137
138
139 while (*(volatile unsigned char *)BVME_LOCAL_IRQ_STAT & BVME_ABORT_STATUS)
140 ;
141
142 *(new+4) = *(old+4);
143 *(new+9) = *(old+9);
144 *(new+47) = *(old+47);
145 *(new+0x1f) = *(old+0x1f);
146 return IRQ_HANDLED;
147}
148
149static u64 bvme6000_read_clk(struct clocksource *cs);
150
151static struct clocksource bvme6000_clk = {
152 .name = "rtc",
153 .rating = 250,
154 .read = bvme6000_read_clk,
155 .mask = CLOCKSOURCE_MASK(32),
156 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
157};
158
159static u32 clk_total, clk_offset;
160
161#define RTC_TIMER_CLOCK_FREQ 8000000
162#define RTC_TIMER_CYCLES (RTC_TIMER_CLOCK_FREQ / HZ)
163#define RTC_TIMER_COUNT ((RTC_TIMER_CYCLES / 2) - 1)
164
165static irqreturn_t bvme6000_timer_int (int irq, void *dev_id)
166{
167 unsigned long flags;
168 volatile RtcPtr_t rtc = (RtcPtr_t)BVME_RTC_BASE;
169 unsigned char msr;
170
171 local_irq_save(flags);
172 msr = rtc->msr & 0xc0;
173 rtc->msr = msr | 0x20;
174 clk_total += RTC_TIMER_CYCLES;
175 clk_offset = 0;
176 legacy_timer_tick(1);
177 local_irq_restore(flags);
178
179 return IRQ_HANDLED;
180}
181
182
183
184
185
186
187
188
189
190
191void bvme6000_sched_init (void)
192{
193 volatile RtcPtr_t rtc = (RtcPtr_t)BVME_RTC_BASE;
194 unsigned char msr = rtc->msr & 0xc0;
195
196 rtc->msr = 0;
197
198 if (request_irq(BVME_IRQ_RTC, bvme6000_timer_int, IRQF_TIMER, "timer",
199 NULL))
200 panic ("Couldn't register timer int");
201
202 rtc->t1cr_omr = 0x04;
203 rtc->t1msb = RTC_TIMER_COUNT >> 8;
204 rtc->t1lsb = RTC_TIMER_COUNT & 0xff;
205 rtc->irr_icr1 &= 0xef;
206 rtc->msr = 0x40;
207 rtc->pfr_icr0 = 0x80;
208 rtc->irr_icr1 = 0;
209 rtc->t1cr_omr = 0x0a;
210 rtc->t0cr_rtmr &= 0xdf;
211 rtc->msr = 0;
212 rtc->t1cr_omr = 0x05;
213
214 rtc->msr = msr;
215
216 clocksource_register_hz(&bvme6000_clk, RTC_TIMER_CLOCK_FREQ);
217
218 if (request_irq(BVME_IRQ_ABORT, bvme6000_abort_int, 0,
219 "abort", bvme6000_abort_int))
220 panic ("Couldn't register abort int");
221}
222
223
224
225
226
227
228
229
230
231static u64 bvme6000_read_clk(struct clocksource *cs)
232{
233 unsigned long flags;
234 volatile RtcPtr_t rtc = (RtcPtr_t)BVME_RTC_BASE;
235 volatile PitRegsPtr pit = (PitRegsPtr)BVME_PIT_BASE;
236 unsigned char msr, msb;
237 unsigned char t1int, t1op;
238 u32 v = 800000, ov;
239
240 local_irq_save(flags);
241
242 msr = rtc->msr & 0xc0;
243 rtc->msr = 0;
244
245 do {
246 ov = v;
247 t1int = rtc->msr & 0x20;
248 t1op = pit->pcdr & 0x04;
249 rtc->t1cr_omr |= 0x40;
250 msb = rtc->t1msb;
251 v = (msb << 8) | rtc->t1lsb;
252 } while (t1int != (rtc->msr & 0x20) ||
253 t1op != (pit->pcdr & 0x04) ||
254 abs(ov-v) > 80 ||
255 v > RTC_TIMER_COUNT - (RTC_TIMER_COUNT / 100));
256
257 v = RTC_TIMER_COUNT - v;
258 if (!t1op)
259 v += RTC_TIMER_CYCLES / 2;
260 if (msb > 0 && t1int)
261 clk_offset = RTC_TIMER_CYCLES;
262 rtc->msr = msr;
263
264 v += clk_offset + clk_total;
265
266 local_irq_restore(flags);
267
268 return v;
269}
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286int bvme6000_hwclk(int op, struct rtc_time *t)
287{
288 volatile RtcPtr_t rtc = (RtcPtr_t)BVME_RTC_BASE;
289 unsigned char msr = rtc->msr & 0xc0;
290
291 rtc->msr = 0x40;
292
293 if (op)
294 {
295 rtc->t0cr_rtmr = t->tm_year%4;
296 rtc->bcd_tenms = 0;
297 rtc->bcd_sec = bin2bcd(t->tm_sec);
298 rtc->bcd_min = bin2bcd(t->tm_min);
299 rtc->bcd_hr = bin2bcd(t->tm_hour);
300 rtc->bcd_dom = bin2bcd(t->tm_mday);
301 rtc->bcd_mth = bin2bcd(t->tm_mon + 1);
302 rtc->bcd_year = bin2bcd(t->tm_year%100);
303 if (t->tm_wday >= 0)
304 rtc->bcd_dow = bin2bcd(t->tm_wday+1);
305 rtc->t0cr_rtmr = t->tm_year%4 | 0x08;
306 }
307 else
308 {
309 do {
310 t->tm_sec = bcd2bin(rtc->bcd_sec);
311 t->tm_min = bcd2bin(rtc->bcd_min);
312 t->tm_hour = bcd2bin(rtc->bcd_hr);
313 t->tm_mday = bcd2bin(rtc->bcd_dom);
314 t->tm_mon = bcd2bin(rtc->bcd_mth)-1;
315 t->tm_year = bcd2bin(rtc->bcd_year);
316 if (t->tm_year < 70)
317 t->tm_year += 100;
318 t->tm_wday = bcd2bin(rtc->bcd_dow)-1;
319 } while (t->tm_sec != bcd2bin(rtc->bcd_sec));
320 }
321
322 rtc->msr = msr;
323
324 return 0;
325}
326