1
2
3
4
5
6
7
8
9
10
11
12#include <linux/clk-provider.h>
13#include <linux/platform_device.h>
14
15#include "owl-common.h"
16#include "owl-composite.h"
17#include "owl-divider.h"
18#include "owl-factor.h"
19#include "owl-fixed-factor.h"
20#include "owl-gate.h"
21#include "owl-mux.h"
22#include "owl-pll.h"
23#include "owl-reset.h"
24
25#include <dt-bindings/clock/actions,s700-cmu.h>
26#include <dt-bindings/reset/actions,s700-reset.h>
27
28#define CMU_COREPLL (0x0000)
29#define CMU_DEVPLL (0x0004)
30#define CMU_DDRPLL (0x0008)
31#define CMU_NANDPLL (0x000C)
32#define CMU_DISPLAYPLL (0x0010)
33#define CMU_AUDIOPLL (0x0014)
34#define CMU_TVOUTPLL (0x0018)
35#define CMU_BUSCLK (0x001C)
36#define CMU_SENSORCLK (0x0020)
37#define CMU_LCDCLK (0x0024)
38#define CMU_DSIPLLCLK (0x0028)
39#define CMU_CSICLK (0x002C)
40#define CMU_DECLK (0x0030)
41#define CMU_SICLK (0x0034)
42#define CMU_BUSCLK1 (0x0038)
43#define CMU_HDECLK (0x003C)
44#define CMU_VDECLK (0x0040)
45#define CMU_VCECLK (0x0044)
46#define CMU_NANDCCLK (0x004C)
47#define CMU_SD0CLK (0x0050)
48#define CMU_SD1CLK (0x0054)
49#define CMU_SD2CLK (0x0058)
50#define CMU_UART0CLK (0x005C)
51#define CMU_UART1CLK (0x0060)
52#define CMU_UART2CLK (0x0064)
53#define CMU_UART3CLK (0x0068)
54#define CMU_UART4CLK (0x006C)
55#define CMU_UART5CLK (0x0070)
56#define CMU_UART6CLK (0x0074)
57#define CMU_PWM0CLK (0x0078)
58#define CMU_PWM1CLK (0x007C)
59#define CMU_PWM2CLK (0x0080)
60#define CMU_PWM3CLK (0x0084)
61#define CMU_PWM4CLK (0x0088)
62#define CMU_PWM5CLK (0x008C)
63#define CMU_GPU3DCLK (0x0090)
64#define CMU_CORECTL (0x009C)
65#define CMU_DEVCLKEN0 (0x00A0)
66#define CMU_DEVCLKEN1 (0x00A4)
67#define CMU_DEVRST0 (0x00A8)
68#define CMU_DEVRST1 (0x00AC)
69#define CMU_USBPLL (0x00B0)
70#define CMU_ETHERNETPLL (0x00B4)
71#define CMU_CVBSPLL (0x00B8)
72#define CMU_SSTSCLK (0x00C0)
73
74static struct clk_pll_table clk_audio_pll_table[] = {
75 {0, 45158400}, {1, 49152000},
76 {0, 0},
77};
78
79static struct clk_pll_table clk_cvbs_pll_table[] = {
80 {27, 29 * 12000000}, {28, 30 * 12000000}, {29, 31 * 12000000},
81 {30, 32 * 12000000}, {31, 33 * 12000000}, {32, 34 * 12000000},
82 {33, 35 * 12000000}, {34, 36 * 12000000}, {35, 37 * 12000000},
83 {36, 38 * 12000000}, {37, 39 * 12000000}, {38, 40 * 12000000},
84 {39, 41 * 12000000}, {40, 42 * 12000000}, {41, 43 * 12000000},
85 {42, 44 * 12000000}, {43, 45 * 12000000}, {0, 0},
86};
87
88
89static OWL_PLL_NO_PARENT(clk_core_pll, "core_pll", CMU_COREPLL, 12000000, 9, 0, 8, 4, 174, NULL, CLK_IGNORE_UNUSED);
90static OWL_PLL_NO_PARENT(clk_dev_pll, "dev_pll", CMU_DEVPLL, 6000000, 8, 0, 8, 8, 126, NULL, CLK_IGNORE_UNUSED);
91static OWL_PLL_NO_PARENT(clk_ddr_pll, "ddr_pll", CMU_DDRPLL, 6000000, 8, 0, 8, 2, 180, NULL, CLK_IGNORE_UNUSED);
92static OWL_PLL_NO_PARENT(clk_nand_pll, "nand_pll", CMU_NANDPLL, 6000000, 8, 0, 8, 2, 86, NULL, CLK_IGNORE_UNUSED);
93static OWL_PLL_NO_PARENT(clk_display_pll, "display_pll", CMU_DISPLAYPLL, 6000000, 8, 0, 8, 2, 140, NULL, CLK_IGNORE_UNUSED);
94static OWL_PLL_NO_PARENT(clk_cvbs_pll, "cvbs_pll", CMU_CVBSPLL, 0, 8, 0, 8, 27, 43, clk_cvbs_pll_table, CLK_IGNORE_UNUSED);
95static OWL_PLL_NO_PARENT(clk_audio_pll, "audio_pll", CMU_AUDIOPLL, 0, 4, 0, 1, 0, 0, clk_audio_pll_table, CLK_IGNORE_UNUSED);
96static OWL_PLL_NO_PARENT(clk_ethernet_pll, "ethernet_pll", CMU_ETHERNETPLL, 500000000, 0, 0, 0, 0, 0, NULL, CLK_IGNORE_UNUSED);
97
98static const char *cpu_clk_mux_p[] = {"losc", "hosc", "core_pll", "noc1_clk_div"};
99static const char *dev_clk_p[] = { "hosc", "dev_pll"};
100static const char *noc_clk_mux_p[] = { "dev_clk", "display_pll", "nand_pll", "ddr_pll", "cvbs_pll"};
101
102static const char *csi_clk_mux_p[] = { "display_pll", "dev_clk"};
103static const char *de_clk_mux_p[] = { "display_pll", "dev_clk"};
104static const char *hde_clk_mux_p[] = { "dev_clk", "display_pll", "nand_pll", "ddr_pll"};
105static const char *nand_clk_mux_p[] = { "nand_pll", "display_pll", "dev_clk", "ddr_pll"};
106static const char *sd_clk_mux_p[] = { "dev_clk", "nand_pll", };
107static const char *uart_clk_mux_p[] = { "hosc", "dev_pll"};
108static const char *pwm_clk_mux_p[] = { "losc", "hosc"};
109static const char *gpu_clk_mux_p[] = { "dev_clk", "display_pll", "nand_pll", "ddr_clk", "cvbs_pll"};
110static const char *lcd_clk_mux_p[] = { "display_pll", "dev_clk" };
111static const char *i2s_clk_mux_p[] = { "audio_pll" };
112static const char *sensor_clk_mux_p[] = { "hosc", "si"};
113
114
115static OWL_MUX(clk_cpu, "cpu_clk", cpu_clk_mux_p, CMU_BUSCLK, 0, 2, CLK_SET_RATE_PARENT);
116static OWL_MUX(clk_dev, "dev_clk", dev_clk_p, CMU_DEVPLL, 12, 1, CLK_SET_RATE_PARENT);
117static OWL_MUX(clk_noc0_clk_mux, "noc0_clk_mux", noc_clk_mux_p, CMU_BUSCLK, 4, 3, CLK_SET_RATE_PARENT);
118static OWL_MUX(clk_noc1_clk_mux, "noc1_clk_mux", noc_clk_mux_p, CMU_BUSCLK1, 4, 3, CLK_SET_RATE_PARENT);
119static OWL_MUX(clk_hp_clk_mux, "hp_clk_mux", noc_clk_mux_p, CMU_BUSCLK1, 8, 3, CLK_SET_RATE_PARENT);
120
121static struct clk_factor_table sd_factor_table[] = {
122
123 {0, 1, 1}, {1, 1, 2}, {2, 1, 3}, {3, 1, 4},
124 {4, 1, 5}, {5, 1, 6}, {6, 1, 7}, {7, 1, 8},
125 {8, 1, 9}, {9, 1, 10}, {10, 1, 11}, {11, 1, 12},
126 {12, 1, 13}, {13, 1, 14}, {14, 1, 15}, {15, 1, 16},
127 {16, 1, 17}, {17, 1, 18}, {18, 1, 19}, {19, 1, 20},
128 {20, 1, 21}, {21, 1, 22}, {22, 1, 23}, {23, 1, 24},
129 {24, 1, 25}, {25, 1, 26},
130
131
132 {256, 1, 1 * 128}, {257, 1, 2 * 128}, {258, 1, 3 * 128}, {259, 1, 4 * 128},
133 {260, 1, 5 * 128}, {261, 1, 6 * 128}, {262, 1, 7 * 128}, {263, 1, 8 * 128},
134 {264, 1, 9 * 128}, {265, 1, 10 * 128}, {266, 1, 11 * 128}, {267, 1, 12 * 128},
135 {268, 1, 13 * 128}, {269, 1, 14 * 128}, {270, 1, 15 * 128}, {271, 1, 16 * 128},
136 {272, 1, 17 * 128}, {273, 1, 18 * 128}, {274, 1, 19 * 128}, {275, 1, 20 * 128},
137 {276, 1, 21 * 128}, {277, 1, 22 * 128}, {278, 1, 23 * 128}, {279, 1, 24 * 128},
138 {280, 1, 25 * 128}, {281, 1, 26 * 128},
139
140 {0, 0},
141};
142
143static struct clk_factor_table lcd_factor_table[] = {
144
145 {0, 1, 1}, {1, 1, 2}, {2, 1, 3}, {3, 1, 4},
146 {4, 1, 5}, {5, 1, 6}, {6, 1, 7}, {7, 1, 8},
147 {8, 1, 9}, {9, 1, 10}, {10, 1, 11}, {11, 1, 12},
148
149
150 {256, 1, 1 * 7}, {257, 1, 2 * 7}, {258, 1, 3 * 7}, {259, 1, 4 * 7},
151 {260, 1, 5 * 7}, {261, 1, 6 * 7}, {262, 1, 7 * 7}, {263, 1, 8 * 7},
152 {264, 1, 9 * 7}, {265, 1, 10 * 7}, {266, 1, 11 * 7}, {267, 1, 12 * 7},
153 {0, 0},
154};
155
156static struct clk_div_table hdmia_div_table[] = {
157 {0, 1}, {1, 2}, {2, 3}, {3, 4},
158 {4, 6}, {5, 8}, {6, 12}, {7, 16},
159 {8, 24},
160 {0, 0},
161};
162
163static struct clk_div_table rmii_div_table[] = {
164 {0, 4}, {1, 10},
165};
166
167
168static OWL_DIVIDER(clk_noc0, "noc0_clk", "noc0_clk_mux", CMU_BUSCLK, 16, 2, NULL, 0, 0);
169static OWL_DIVIDER(clk_noc1, "noc1_clk", "noc1_clk_mux", CMU_BUSCLK1, 16, 2, NULL, 0, 0);
170static OWL_DIVIDER(clk_noc1_clk_div, "noc1_clk_div", "noc1_clk", CMU_BUSCLK1, 20, 1, NULL, 0, 0);
171static OWL_DIVIDER(clk_hp_clk_div, "hp_clk_div", "hp_clk_mux", CMU_BUSCLK1, 12, 2, NULL, 0, 0);
172static OWL_DIVIDER(clk_ahb, "ahb_clk", "hp_clk_div", CMU_BUSCLK1, 2, 2, NULL, 0, 0);
173static OWL_DIVIDER(clk_apb, "apb_clk", "ahb_clk", CMU_BUSCLK1, 14, 2, NULL, 0, 0);
174static OWL_DIVIDER(clk_sensor0, "sensor0", "sensor_src", CMU_SENSORCLK, 0, 4, NULL, 0, 0);
175static OWL_DIVIDER(clk_sensor1, "sensor1", "sensor_src", CMU_SENSORCLK, 8, 4, NULL, 0, 0);
176static OWL_DIVIDER(clk_rmii_ref, "rmii_ref", "ethernet_pll", CMU_ETHERNETPLL, 2, 1, rmii_div_table, 0, 0);
177
178static struct clk_factor_table de_factor_table[] = {
179 {0, 1, 1}, {1, 2, 3}, {2, 1, 2}, {3, 2, 5},
180 {4, 1, 3}, {5, 1, 4}, {6, 1, 6}, {7, 1, 8},
181 {8, 1, 12}, {0, 0, 0},
182};
183
184static struct clk_factor_table hde_factor_table[] = {
185 {0, 1, 1}, {1, 2, 3}, {2, 1, 2}, {3, 2, 5},
186 {4, 1, 3}, {5, 1, 4}, {6, 1, 6}, {7, 1, 8},
187 {0, 0, 0},
188};
189
190
191static OWL_GATE(clk_gpio, "gpio", "apb_clk", CMU_DEVCLKEN1, 25, 0, 0);
192static OWL_GATE(clk_dmac, "dmac", "hp_clk_div", CMU_DEVCLKEN0, 17, 0, 0);
193static OWL_GATE(clk_timer, "timer", "hosc", CMU_DEVCLKEN1, 22, 0, 0);
194static OWL_GATE_NO_PARENT(clk_dsi, "dsi_clk", CMU_DEVCLKEN0, 2, 0, 0);
195static OWL_GATE_NO_PARENT(clk_tvout, "tvout_clk", CMU_DEVCLKEN0, 3, 0, 0);
196static OWL_GATE_NO_PARENT(clk_hdmi_dev, "hdmi_dev", CMU_DEVCLKEN0, 5, 0, 0);
197static OWL_GATE_NO_PARENT(clk_usb3_480mpll0, "usb3_480mpll0", CMU_USBPLL, 3, 0, 0);
198static OWL_GATE_NO_PARENT(clk_usb3_480mphy0, "usb3_480mphy0", CMU_USBPLL, 2, 0, 0);
199static OWL_GATE_NO_PARENT(clk_usb3_5gphy, "usb3_5gphy", CMU_USBPLL, 1, 0, 0);
200static OWL_GATE_NO_PARENT(clk_usb3_cce, "usb3_cce", CMU_DEVCLKEN0, 25, 0, 0);
201static OWL_GATE(clk_i2c0, "i2c0", "hosc", CMU_DEVCLKEN1, 0, 0, 0);
202static OWL_GATE(clk_i2c1, "i2c1", "hosc", CMU_DEVCLKEN1, 1, 0, 0);
203static OWL_GATE(clk_i2c2, "i2c2", "hosc", CMU_DEVCLKEN1, 2, 0, 0);
204static OWL_GATE(clk_i2c3, "i2c3", "hosc", CMU_DEVCLKEN1, 3, 0, 0);
205static OWL_GATE(clk_spi0, "spi0", "ahb_clk", CMU_DEVCLKEN1, 4, 0, 0);
206static OWL_GATE(clk_spi1, "spi1", "ahb_clk", CMU_DEVCLKEN1, 5, 0, 0);
207static OWL_GATE(clk_spi2, "spi2", "ahb_clk", CMU_DEVCLKEN1, 6, 0, 0);
208static OWL_GATE(clk_spi3, "spi3", "ahb_clk", CMU_DEVCLKEN1, 7, 0, 0);
209static OWL_GATE_NO_PARENT(clk_usb2h0_pllen, "usbh0_pllen", CMU_USBPLL, 12, 0, 0);
210static OWL_GATE_NO_PARENT(clk_usb2h0_phy, "usbh0_phy", CMU_USBPLL, 10, 0, 0);
211static OWL_GATE_NO_PARENT(clk_usb2h0_cce, "usbh0_cce", CMU_DEVCLKEN0, 26, 0, 0);
212static OWL_GATE_NO_PARENT(clk_usb2h1_pllen, "usbh1_pllen", CMU_USBPLL, 13, 0, 0);
213static OWL_GATE_NO_PARENT(clk_usb2h1_phy, "usbh1_phy", CMU_USBPLL, 11, 0, 0);
214static OWL_GATE_NO_PARENT(clk_usb2h1_cce, "usbh1_cce", CMU_DEVCLKEN0, 27, 0, 0);
215static OWL_GATE_NO_PARENT(clk_irc_switch, "irc_switch", CMU_DEVCLKEN1, 15, 0, 0);
216
217
218
219static OWL_COMP_DIV(clk_csi, "csi", csi_clk_mux_p,
220 OWL_MUX_HW(CMU_CSICLK, 4, 1),
221 OWL_GATE_HW(CMU_DEVCLKEN0, 13, 0),
222 OWL_DIVIDER_HW(CMU_CSICLK, 0, 4, 0, NULL),
223 0);
224
225static OWL_COMP_DIV(clk_si, "si", csi_clk_mux_p,
226 OWL_MUX_HW(CMU_SICLK, 4, 1),
227 OWL_GATE_HW(CMU_DEVCLKEN0, 14, 0),
228 OWL_DIVIDER_HW(CMU_SICLK, 0, 4, 0, NULL),
229 0);
230
231static OWL_COMP_FACTOR(clk_de, "de", de_clk_mux_p,
232 OWL_MUX_HW(CMU_DECLK, 12, 1),
233 OWL_GATE_HW(CMU_DEVCLKEN0, 0, 0),
234 OWL_FACTOR_HW(CMU_DECLK, 0, 3, 0, de_factor_table),
235 0);
236
237static OWL_COMP_FACTOR(clk_hde, "hde", hde_clk_mux_p,
238 OWL_MUX_HW(CMU_HDECLK, 4, 2),
239 OWL_GATE_HW(CMU_DEVCLKEN0, 9, 0),
240 OWL_FACTOR_HW(CMU_HDECLK, 0, 3, 0, hde_factor_table),
241 0);
242
243static OWL_COMP_FACTOR(clk_vde, "vde", hde_clk_mux_p,
244 OWL_MUX_HW(CMU_VDECLK, 4, 2),
245 OWL_GATE_HW(CMU_DEVCLKEN0, 10, 0),
246 OWL_FACTOR_HW(CMU_VDECLK, 0, 3, 0, hde_factor_table),
247 0);
248
249static OWL_COMP_FACTOR(clk_vce, "vce", hde_clk_mux_p,
250 OWL_MUX_HW(CMU_VCECLK, 4, 2),
251 OWL_GATE_HW(CMU_DEVCLKEN0, 11, 0),
252 OWL_FACTOR_HW(CMU_VCECLK, 0, 3, 0, hde_factor_table),
253 0);
254
255static OWL_COMP_DIV(clk_nand, "nand", nand_clk_mux_p,
256 OWL_MUX_HW(CMU_NANDCCLK, 8, 2),
257 OWL_GATE_HW(CMU_DEVCLKEN0, 21, 0),
258 OWL_DIVIDER_HW(CMU_NANDCCLK, 0, 3, 0, NULL),
259 CLK_SET_RATE_PARENT);
260
261static OWL_COMP_FACTOR(clk_sd0, "sd0", sd_clk_mux_p,
262 OWL_MUX_HW(CMU_SD0CLK, 9, 1),
263 OWL_GATE_HW(CMU_DEVCLKEN0, 22, 0),
264 OWL_FACTOR_HW(CMU_SD0CLK, 0, 9, 0, sd_factor_table),
265 0);
266
267static OWL_COMP_FACTOR(clk_sd1, "sd1", sd_clk_mux_p,
268 OWL_MUX_HW(CMU_SD1CLK, 9, 1),
269 OWL_GATE_HW(CMU_DEVCLKEN0, 23, 0),
270 OWL_FACTOR_HW(CMU_SD1CLK, 0, 9, 0, sd_factor_table),
271 0);
272
273static OWL_COMP_FACTOR(clk_sd2, "sd2", sd_clk_mux_p,
274 OWL_MUX_HW(CMU_SD2CLK, 9, 1),
275 OWL_GATE_HW(CMU_DEVCLKEN0, 24, 0),
276 OWL_FACTOR_HW(CMU_SD2CLK, 0, 9, 0, sd_factor_table),
277 0);
278
279static OWL_COMP_DIV(clk_uart0, "uart0", uart_clk_mux_p,
280 OWL_MUX_HW(CMU_UART0CLK, 16, 1),
281 OWL_GATE_HW(CMU_DEVCLKEN1, 8, 0),
282 OWL_DIVIDER_HW(CMU_UART0CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
283 0);
284
285static OWL_COMP_DIV(clk_uart1, "uart1", uart_clk_mux_p,
286 OWL_MUX_HW(CMU_UART1CLK, 16, 1),
287 OWL_GATE_HW(CMU_DEVCLKEN1, 9, 0),
288 OWL_DIVIDER_HW(CMU_UART1CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
289 0);
290
291static OWL_COMP_DIV(clk_uart2, "uart2", uart_clk_mux_p,
292 OWL_MUX_HW(CMU_UART2CLK, 16, 1),
293 OWL_GATE_HW(CMU_DEVCLKEN1, 10, 0),
294 OWL_DIVIDER_HW(CMU_UART2CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
295 0);
296
297static OWL_COMP_DIV(clk_uart3, "uart3", uart_clk_mux_p,
298 OWL_MUX_HW(CMU_UART3CLK, 16, 1),
299 OWL_GATE_HW(CMU_DEVCLKEN1, 11, 0),
300 OWL_DIVIDER_HW(CMU_UART3CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
301 0);
302
303static OWL_COMP_DIV(clk_uart4, "uart4", uart_clk_mux_p,
304 OWL_MUX_HW(CMU_UART4CLK, 16, 1),
305 OWL_GATE_HW(CMU_DEVCLKEN1, 12, 0),
306 OWL_DIVIDER_HW(CMU_UART4CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
307 0);
308
309static OWL_COMP_DIV(clk_uart5, "uart5", uart_clk_mux_p,
310 OWL_MUX_HW(CMU_UART5CLK, 16, 1),
311 OWL_GATE_HW(CMU_DEVCLKEN1, 13, 0),
312 OWL_DIVIDER_HW(CMU_UART5CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
313 0);
314
315static OWL_COMP_DIV(clk_uart6, "uart6", uart_clk_mux_p,
316 OWL_MUX_HW(CMU_UART6CLK, 16, 1),
317 OWL_GATE_HW(CMU_DEVCLKEN1, 14, 0),
318 OWL_DIVIDER_HW(CMU_UART6CLK, 0, 9, CLK_DIVIDER_ROUND_CLOSEST, NULL),
319 0);
320
321static OWL_COMP_DIV(clk_pwm0, "pwm0", pwm_clk_mux_p,
322 OWL_MUX_HW(CMU_PWM0CLK, 12, 1),
323 OWL_GATE_HW(CMU_DEVCLKEN1, 16, 0),
324 OWL_DIVIDER_HW(CMU_PWM0CLK, 0, 10, 0, NULL),
325 CLK_IGNORE_UNUSED);
326
327static OWL_COMP_DIV(clk_pwm1, "pwm1", pwm_clk_mux_p,
328 OWL_MUX_HW(CMU_PWM1CLK, 12, 1),
329 OWL_GATE_HW(CMU_DEVCLKEN1, 17, 0),
330 OWL_DIVIDER_HW(CMU_PWM1CLK, 0, 10, 0, NULL),
331 0);
332
333static OWL_COMP_DIV(clk_pwm2, "pwm2", pwm_clk_mux_p,
334 OWL_MUX_HW(CMU_PWM2CLK, 12, 1),
335 OWL_GATE_HW(CMU_DEVCLKEN1, 18, 0),
336 OWL_DIVIDER_HW(CMU_PWM2CLK, 0, 10, 0, NULL),
337 0);
338
339static OWL_COMP_DIV(clk_pwm3, "pwm3", pwm_clk_mux_p,
340 OWL_MUX_HW(CMU_PWM3CLK, 12, 1),
341 OWL_GATE_HW(CMU_DEVCLKEN1, 19, 0),
342 OWL_DIVIDER_HW(CMU_PWM3CLK, 0, 10, 0, NULL),
343 0);
344
345static OWL_COMP_DIV(clk_pwm4, "pwm4", pwm_clk_mux_p,
346 OWL_MUX_HW(CMU_PWM4CLK, 12, 1),
347 OWL_GATE_HW(CMU_DEVCLKEN1, 20, 0),
348 OWL_DIVIDER_HW(CMU_PWM4CLK, 0, 10, 0, NULL),
349 0);
350
351static OWL_COMP_DIV(clk_pwm5, "pwm5", pwm_clk_mux_p,
352 OWL_MUX_HW(CMU_PWM5CLK, 12, 1),
353 OWL_GATE_HW(CMU_DEVCLKEN1, 21, 0),
354 OWL_DIVIDER_HW(CMU_PWM5CLK, 0, 10, 0, NULL),
355 0);
356
357static OWL_COMP_FACTOR(clk_gpu3d, "gpu3d", gpu_clk_mux_p,
358 OWL_MUX_HW(CMU_GPU3DCLK, 4, 3),
359 OWL_GATE_HW(CMU_DEVCLKEN0, 8, 0),
360 OWL_FACTOR_HW(CMU_GPU3DCLK, 0, 3, 0, hde_factor_table),
361 0);
362
363static OWL_COMP_FACTOR(clk_lcd, "lcd", lcd_clk_mux_p,
364 OWL_MUX_HW(CMU_LCDCLK, 12, 2),
365 OWL_GATE_HW(CMU_DEVCLKEN0, 1, 0),
366 OWL_FACTOR_HW(CMU_LCDCLK, 0, 9, 0, lcd_factor_table),
367 0);
368
369static OWL_COMP_DIV(clk_hdmi_audio, "hdmia", i2s_clk_mux_p,
370 OWL_MUX_HW(CMU_AUDIOPLL, 24, 1),
371 OWL_GATE_HW(CMU_DEVCLKEN1, 28, 0),
372 OWL_DIVIDER_HW(CMU_AUDIOPLL, 24, 4, 0, hdmia_div_table),
373 0);
374
375static OWL_COMP_DIV(clk_i2srx, "i2srx", i2s_clk_mux_p,
376 OWL_MUX_HW(CMU_AUDIOPLL, 24, 1),
377 OWL_GATE_HW(CMU_DEVCLKEN1, 27, 0),
378 OWL_DIVIDER_HW(CMU_AUDIOPLL, 20, 4, 0, hdmia_div_table),
379 0);
380
381static OWL_COMP_DIV(clk_i2stx, "i2stx", i2s_clk_mux_p,
382 OWL_MUX_HW(CMU_AUDIOPLL, 24, 1),
383 OWL_GATE_HW(CMU_DEVCLKEN1, 26, 0),
384 OWL_DIVIDER_HW(CMU_AUDIOPLL, 16, 4, 0, hdmia_div_table),
385 0);
386
387
388static OWL_COMP_FIXED_FACTOR(clk_pcm1, "pcm1", "audio_pll",
389 OWL_GATE_HW(CMU_DEVCLKEN1, 31, 0),
390 1, 2, 0);
391
392static OWL_COMP_DIV(clk_sensor_src, "sensor_src", sensor_clk_mux_p,
393 OWL_MUX_HW(CMU_SENSORCLK, 4, 1),
394 {0},
395 OWL_DIVIDER_HW(CMU_SENSORCLK, 5, 2, 0, NULL),
396 0);
397
398static OWL_COMP_FIXED_FACTOR(clk_ethernet, "ethernet", "ethernet_pll",
399 OWL_GATE_HW(CMU_DEVCLKEN1, 23, 0),
400 1, 20, 0);
401
402static OWL_COMP_DIV_FIXED(clk_thermal_sensor, "thermal_sensor", "hosc",
403 OWL_GATE_HW(CMU_DEVCLKEN0, 31, 0),
404 OWL_DIVIDER_HW(CMU_SSTSCLK, 20, 10, 0, NULL),
405 0);
406
407static struct owl_clk_common *s700_clks[] = {
408 &clk_core_pll.common,
409 &clk_dev_pll.common,
410 &clk_ddr_pll.common,
411 &clk_nand_pll.common,
412 &clk_display_pll.common,
413 &clk_cvbs_pll .common,
414 &clk_audio_pll.common,
415 &clk_ethernet_pll.common,
416 &clk_cpu.common,
417 &clk_dev.common,
418 &clk_ahb.common,
419 &clk_apb.common,
420 &clk_dmac.common,
421 &clk_noc0_clk_mux.common,
422 &clk_noc1_clk_mux.common,
423 &clk_hp_clk_mux.common,
424 &clk_hp_clk_div.common,
425 &clk_noc1_clk_div.common,
426 &clk_noc0.common,
427 &clk_noc1.common,
428 &clk_sensor_src.common,
429 &clk_gpio.common,
430 &clk_timer.common,
431 &clk_dsi.common,
432 &clk_csi.common,
433 &clk_si.common,
434 &clk_de.common,
435 &clk_hde.common,
436 &clk_vde.common,
437 &clk_vce.common,
438 &clk_nand.common,
439 &clk_sd0.common,
440 &clk_sd1.common,
441 &clk_sd2.common,
442 &clk_uart0.common,
443 &clk_uart1.common,
444 &clk_uart2.common,
445 &clk_uart3.common,
446 &clk_uart4.common,
447 &clk_uart5.common,
448 &clk_uart6.common,
449 &clk_pwm0.common,
450 &clk_pwm1.common,
451 &clk_pwm2.common,
452 &clk_pwm3.common,
453 &clk_pwm4.common,
454 &clk_pwm5.common,
455 &clk_gpu3d.common,
456 &clk_i2c0.common,
457 &clk_i2c1.common,
458 &clk_i2c2.common,
459 &clk_i2c3.common,
460 &clk_spi0.common,
461 &clk_spi1.common,
462 &clk_spi2.common,
463 &clk_spi3.common,
464 &clk_usb3_480mpll0.common,
465 &clk_usb3_480mphy0.common,
466 &clk_usb3_5gphy.common,
467 &clk_usb3_cce.common,
468 &clk_lcd.common,
469 &clk_hdmi_audio.common,
470 &clk_i2srx.common,
471 &clk_i2stx.common,
472 &clk_sensor0.common,
473 &clk_sensor1.common,
474 &clk_hdmi_dev.common,
475 &clk_ethernet.common,
476 &clk_rmii_ref.common,
477 &clk_usb2h0_pllen.common,
478 &clk_usb2h0_phy.common,
479 &clk_usb2h0_cce.common,
480 &clk_usb2h1_pllen.common,
481 &clk_usb2h1_phy.common,
482 &clk_usb2h1_cce.common,
483 &clk_tvout.common,
484 &clk_thermal_sensor.common,
485 &clk_irc_switch.common,
486 &clk_pcm1.common,
487};
488
489static struct clk_hw_onecell_data s700_hw_clks = {
490 .hws = {
491 [CLK_CORE_PLL] = &clk_core_pll.common.hw,
492 [CLK_DEV_PLL] = &clk_dev_pll.common.hw,
493 [CLK_DDR_PLL] = &clk_ddr_pll.common.hw,
494 [CLK_NAND_PLL] = &clk_nand_pll.common.hw,
495 [CLK_DISPLAY_PLL] = &clk_display_pll.common.hw,
496 [CLK_CVBS_PLL] = &clk_cvbs_pll .common.hw,
497 [CLK_AUDIO_PLL] = &clk_audio_pll.common.hw,
498 [CLK_ETHERNET_PLL] = &clk_ethernet_pll.common.hw,
499 [CLK_CPU] = &clk_cpu.common.hw,
500 [CLK_DEV] = &clk_dev.common.hw,
501 [CLK_AHB] = &clk_ahb.common.hw,
502 [CLK_APB] = &clk_apb.common.hw,
503 [CLK_DMAC] = &clk_dmac.common.hw,
504 [CLK_NOC0_CLK_MUX] = &clk_noc0_clk_mux.common.hw,
505 [CLK_NOC1_CLK_MUX] = &clk_noc1_clk_mux.common.hw,
506 [CLK_HP_CLK_MUX] = &clk_hp_clk_mux.common.hw,
507 [CLK_HP_CLK_DIV] = &clk_hp_clk_div.common.hw,
508 [CLK_NOC1_CLK_DIV] = &clk_noc1_clk_div.common.hw,
509 [CLK_NOC0] = &clk_noc0.common.hw,
510 [CLK_NOC1] = &clk_noc1.common.hw,
511 [CLK_SENOR_SRC] = &clk_sensor_src.common.hw,
512 [CLK_GPIO] = &clk_gpio.common.hw,
513 [CLK_TIMER] = &clk_timer.common.hw,
514 [CLK_DSI] = &clk_dsi.common.hw,
515 [CLK_CSI] = &clk_csi.common.hw,
516 [CLK_SI] = &clk_si.common.hw,
517 [CLK_DE] = &clk_de.common.hw,
518 [CLK_HDE] = &clk_hde.common.hw,
519 [CLK_VDE] = &clk_vde.common.hw,
520 [CLK_VCE] = &clk_vce.common.hw,
521 [CLK_NAND] = &clk_nand.common.hw,
522 [CLK_SD0] = &clk_sd0.common.hw,
523 [CLK_SD1] = &clk_sd1.common.hw,
524 [CLK_SD2] = &clk_sd2.common.hw,
525 [CLK_UART0] = &clk_uart0.common.hw,
526 [CLK_UART1] = &clk_uart1.common.hw,
527 [CLK_UART2] = &clk_uart2.common.hw,
528 [CLK_UART3] = &clk_uart3.common.hw,
529 [CLK_UART4] = &clk_uart4.common.hw,
530 [CLK_UART5] = &clk_uart5.common.hw,
531 [CLK_UART6] = &clk_uart6.common.hw,
532 [CLK_PWM0] = &clk_pwm0.common.hw,
533 [CLK_PWM1] = &clk_pwm1.common.hw,
534 [CLK_PWM2] = &clk_pwm2.common.hw,
535 [CLK_PWM3] = &clk_pwm3.common.hw,
536 [CLK_PWM4] = &clk_pwm4.common.hw,
537 [CLK_PWM5] = &clk_pwm5.common.hw,
538 [CLK_GPU3D] = &clk_gpu3d.common.hw,
539 [CLK_I2C0] = &clk_i2c0.common.hw,
540 [CLK_I2C1] = &clk_i2c1.common.hw,
541 [CLK_I2C2] = &clk_i2c2.common.hw,
542 [CLK_I2C3] = &clk_i2c3.common.hw,
543 [CLK_SPI0] = &clk_spi0.common.hw,
544 [CLK_SPI1] = &clk_spi1.common.hw,
545 [CLK_SPI2] = &clk_spi2.common.hw,
546 [CLK_SPI3] = &clk_spi3.common.hw,
547 [CLK_USB3_480MPLL0] = &clk_usb3_480mpll0.common.hw,
548 [CLK_USB3_480MPHY0] = &clk_usb3_480mphy0.common.hw,
549 [CLK_USB3_5GPHY] = &clk_usb3_5gphy.common.hw,
550 [CLK_USB3_CCE] = &clk_usb3_cce.common.hw,
551 [CLK_LCD] = &clk_lcd.common.hw,
552 [CLK_HDMI_AUDIO] = &clk_hdmi_audio.common.hw,
553 [CLK_I2SRX] = &clk_i2srx.common.hw,
554 [CLK_I2STX] = &clk_i2stx.common.hw,
555 [CLK_SENSOR0] = &clk_sensor0.common.hw,
556 [CLK_SENSOR1] = &clk_sensor1.common.hw,
557 [CLK_HDMI_DEV] = &clk_hdmi_dev.common.hw,
558 [CLK_ETHERNET] = &clk_ethernet.common.hw,
559 [CLK_RMII_REF] = &clk_rmii_ref.common.hw,
560 [CLK_USB2H0_PLLEN] = &clk_usb2h0_pllen.common.hw,
561 [CLK_USB2H0_PHY] = &clk_usb2h0_phy.common.hw,
562 [CLK_USB2H0_CCE] = &clk_usb2h0_cce.common.hw,
563 [CLK_USB2H1_PLLEN] = &clk_usb2h1_pllen.common.hw,
564 [CLK_USB2H1_PHY] = &clk_usb2h1_phy.common.hw,
565 [CLK_USB2H1_CCE] = &clk_usb2h1_cce.common.hw,
566 [CLK_TVOUT] = &clk_tvout.common.hw,
567 [CLK_THERMAL_SENSOR] = &clk_thermal_sensor.common.hw,
568 [CLK_IRC_SWITCH] = &clk_irc_switch.common.hw,
569 [CLK_PCM1] = &clk_pcm1.common.hw,
570 },
571 .num = CLK_NR_CLKS,
572};
573
574static const struct owl_reset_map s700_resets[] = {
575 [RESET_DE] = { CMU_DEVRST0, BIT(0) },
576 [RESET_LCD0] = { CMU_DEVRST0, BIT(1) },
577 [RESET_DSI] = { CMU_DEVRST0, BIT(2) },
578 [RESET_CSI] = { CMU_DEVRST0, BIT(13) },
579 [RESET_SI] = { CMU_DEVRST0, BIT(14) },
580 [RESET_I2C0] = { CMU_DEVRST1, BIT(0) },
581 [RESET_I2C1] = { CMU_DEVRST1, BIT(1) },
582 [RESET_I2C2] = { CMU_DEVRST1, BIT(2) },
583 [RESET_I2C3] = { CMU_DEVRST1, BIT(3) },
584 [RESET_SPI0] = { CMU_DEVRST1, BIT(4) },
585 [RESET_SPI1] = { CMU_DEVRST1, BIT(5) },
586 [RESET_SPI2] = { CMU_DEVRST1, BIT(6) },
587 [RESET_SPI3] = { CMU_DEVRST1, BIT(7) },
588 [RESET_UART0] = { CMU_DEVRST1, BIT(8) },
589 [RESET_UART1] = { CMU_DEVRST1, BIT(9) },
590 [RESET_UART2] = { CMU_DEVRST1, BIT(10) },
591 [RESET_UART3] = { CMU_DEVRST1, BIT(11) },
592 [RESET_UART4] = { CMU_DEVRST1, BIT(12) },
593 [RESET_UART5] = { CMU_DEVRST1, BIT(13) },
594 [RESET_UART6] = { CMU_DEVRST1, BIT(14) },
595 [RESET_KEY] = { CMU_DEVRST1, BIT(24) },
596 [RESET_GPIO] = { CMU_DEVRST1, BIT(25) },
597 [RESET_AUDIO] = { CMU_DEVRST1, BIT(29) },
598};
599
600static struct owl_clk_desc s700_clk_desc = {
601 .clks = s700_clks,
602 .num_clks = ARRAY_SIZE(s700_clks),
603
604 .hw_clks = &s700_hw_clks,
605
606 .resets = s700_resets,
607 .num_resets = ARRAY_SIZE(s700_resets),
608};
609
610static int s700_clk_probe(struct platform_device *pdev)
611{
612 struct owl_clk_desc *desc;
613 struct owl_reset *reset;
614 int ret;
615
616 desc = &s700_clk_desc;
617 owl_clk_regmap_init(pdev, desc);
618
619
620
621
622
623 reset = devm_kzalloc(&pdev->dev, sizeof(*reset), GFP_KERNEL);
624 if (!reset)
625 return -ENOMEM;
626
627 reset->rcdev.of_node = pdev->dev.of_node;
628 reset->rcdev.ops = &owl_reset_ops;
629 reset->rcdev.nr_resets = desc->num_resets;
630 reset->reset_map = desc->resets;
631 reset->regmap = desc->regmap;
632
633 ret = devm_reset_controller_register(&pdev->dev, &reset->rcdev);
634 if (ret)
635 dev_err(&pdev->dev, "Failed to register reset controller\n");
636
637 return owl_clk_probe(&pdev->dev, desc->hw_clks);
638}
639
640static const struct of_device_id s700_clk_of_match[] = {
641 { .compatible = "actions,s700-cmu", },
642 { }
643};
644
645static struct platform_driver s700_clk_driver = {
646 .probe = s700_clk_probe,
647 .driver = {
648 .name = "s700-cmu",
649 .of_match_table = s700_clk_of_match
650 },
651};
652
653static int __init s700_clk_init(void)
654{
655 return platform_driver_register(&s700_clk_driver);
656}
657core_initcall(s700_clk_init);
658
