// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2016-2017, The Linux Foundation. All rights reserved.
 * Copyright (c) 2018, Craig Tatlor.
 */

#include <linux/kernel.h>
#include <linux/bitops.h>
#include <linux/err.h>
#include <linux/platform_device.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/clk-provider.h>
#include <linux/regmap.h>
#include <linux/reset-controller.h>

#include <dt-bindings/clock/qcom,gcc-sdm660.h>

#include "common.h"
#include "clk-regmap.h"
#include "clk-alpha-pll.h"
#include "clk-rcg.h"
#include "clk-branch.h"
#include "reset.h"
#include "gdsc.h"

#define F(f, s, h, m, n) { (f), (s), (2 * (h) - 1), (m), (n) }

enum {
        P_XO,
        P_SLEEP_CLK,
        P_GPLL0,
        P_GPLL1,
        P_GPLL4,
        P_GPLL0_EARLY_DIV,
        P_GPLL1_EARLY_DIV,
};

static struct clk_fixed_factor xo = {
        .mult = 1,
        .div = 1,
        .hw.init = &(struct clk_init_data){
                .name = "xo",
                .parent_data = &(const struct clk_parent_data) {
                        .fw_name = "xo"
                },
                .num_parents = 1,
                .ops = &clk_fixed_factor_ops,
        },
};

static struct clk_alpha_pll gpll0_early = {
        .offset = 0x0,
        .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],
        .clkr = {
                .enable_reg = 0x52000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gpll0_early",
                        .parent_data = &(const struct clk_parent_data){
                                .fw_name = "xo",
                        },
                        .num_parents = 1,
                        .ops = &clk_alpha_pll_ops,
                },
        },
};

static struct clk_fixed_factor gpll0_early_div = {
        .mult = 1,
        .div = 2,
        .hw.init = &(struct clk_init_data){
                .name = "gpll0_early_div",
                .parent_hws = (const struct clk_hw*[]){
                        &gpll0_early.clkr.hw,
                },
                .num_parents = 1,
                .ops = &clk_fixed_factor_ops,
        },
};

static struct clk_alpha_pll_postdiv gpll0 = {
        .offset = 0x00000,
        .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gpll0",
                .parent_hws = (const struct clk_hw*[]){
                        &gpll0_early.clkr.hw,
                },
                .num_parents = 1,
                .ops = &clk_alpha_pll_postdiv_ops,
        },
};

static struct clk_alpha_pll gpll1_early = {
        .offset = 0x1000,
        .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],
        .clkr = {
                .enable_reg = 0x52000,
                .enable_mask = BIT(1),
                .hw.init = &(struct clk_init_data){
                        .name = "gpll1_early",
                        .parent_data = &(const struct clk_parent_data){
                                .fw_name = "xo",
                        },
                        .num_parents = 1,
                        .ops = &clk_alpha_pll_ops,
                },
        },
};

static struct clk_fixed_factor gpll1_early_div = {
        .mult = 1,
        .div = 2,
        .hw.init = &(struct clk_init_data){
                .name = "gpll1_early_div",
                .parent_hws = (const struct clk_hw*[]){
                        &gpll1_early.clkr.hw,
                },
                .num_parents = 1,
                .ops = &clk_fixed_factor_ops,
        },
};

static struct clk_alpha_pll_postdiv gpll1 = {
        .offset = 0x1000,
        .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gpll1",
                .parent_hws = (const struct clk_hw*[]){
                        &gpll1_early.clkr.hw,
                },
                .num_parents = 1,
                .ops = &clk_alpha_pll_postdiv_ops,
        },
};

static struct clk_alpha_pll gpll4_early = {
        .offset = 0x77000,
        .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],
        .clkr = {
                .enable_reg = 0x52000,
                .enable_mask = BIT(4),
                .hw.init = &(struct clk_init_data){
                        .name = "gpll4_early",
                        .parent_data = &(const struct clk_parent_data){
                                .fw_name = "xo",
                        },
                        .num_parents = 1,
                        .ops = &clk_alpha_pll_ops,
                },
        },
};

static struct clk_alpha_pll_postdiv gpll4 = {
        .offset = 0x77000,
        .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],
        .clkr.hw.init = &(struct clk_init_data)
        {
                .name = "gpll4",
                .parent_hws = (const struct clk_hw*[]){
                        &gpll4_early.clkr.hw,
                },
                .num_parents = 1,
                .ops = &clk_alpha_pll_postdiv_ops,
        },
};

static const struct parent_map gcc_parent_map_xo_gpll0_gpll0_early_div[] = {
        { P_XO, 0 },
        { P_GPLL0, 1 },
        { P_GPLL0_EARLY_DIV, 6 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll0_early_div[] = {
        { .fw_name = "xo" },
        { .hw = &gpll0.clkr.hw },
        { .hw = &gpll0_early_div.hw },
};

static const struct parent_map gcc_parent_map_xo_gpll0[] = {
        { P_XO, 0 },
        { P_GPLL0, 1 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll0[] = {
        { .fw_name = "xo" },
        { .hw = &gpll0.clkr.hw },
};

static const struct parent_map gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div[] = {
        { P_XO, 0 },
        { P_GPLL0, 1 },
        { P_SLEEP_CLK, 5 },
        { P_GPLL0_EARLY_DIV, 6 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div[] = {
        { .fw_name = "xo" },
        { .hw = &gpll0.clkr.hw },
        { .fw_name = "sleep_clk" },
        { .hw = &gpll0_early_div.hw },
};

static const struct parent_map gcc_parent_map_xo_sleep_clk[] = {
        { P_XO, 0 },
        { P_SLEEP_CLK, 5 },
};

static const struct clk_parent_data gcc_parent_data_xo_sleep_clk[] = {
        { .fw_name = "xo" },
        { .fw_name = "sleep_clk" },
};

static const struct parent_map gcc_parent_map_xo_gpll4[] = {
        { P_XO, 0 },
        { P_GPLL4, 5 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll4[] = {
        { .fw_name = "xo" },
        { .hw = &gpll4.clkr.hw },
};

static const struct parent_map gcc_parent_map_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div[] = {
        { P_XO, 0 },
        { P_GPLL0, 1 },
        { P_GPLL0_EARLY_DIV, 3 },
        { P_GPLL1, 4 },
        { P_GPLL4, 5 },
        { P_GPLL1_EARLY_DIV, 6 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div[] = {
        { .fw_name = "xo" },
        { .hw = &gpll0.clkr.hw },
        { .hw = &gpll0_early_div.hw },
        { .hw = &gpll1.clkr.hw },
        { .hw = &gpll4.clkr.hw },
        { .hw = &gpll1_early_div.hw },
};

static const struct parent_map gcc_parent_map_xo_gpll0_gpll4_gpll0_early_div[] = {
        { P_XO, 0 },
        { P_GPLL0, 1 },
        { P_GPLL4, 5 },
        { P_GPLL0_EARLY_DIV, 6 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll4_gpll0_early_div[] = {
        { .fw_name = "xo" },
        { .hw = &gpll0.clkr.hw },
        { .hw = &gpll4.clkr.hw },
        { .hw = &gpll0_early_div.hw },
};

static const struct parent_map gcc_parent_map_xo_gpll0_gpll0_early_div_gpll4[] = {
        { P_XO, 0 },
        { P_GPLL0, 1 },
        { P_GPLL0_EARLY_DIV, 2 },
        { P_GPLL4, 5 },
};

static const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll0_early_div_gpll4[] = {
        { .fw_name = "xo" },
        { .hw = &gpll0.clkr.hw },
        { .hw = &gpll0_early_div.hw },
        { .hw = &gpll4.clkr.hw },
};

static const struct freq_tbl ftbl_blsp1_qup1_i2c_apps_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(50000000, P_GPLL0, 12, 0, 0),
        { }
};

static struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {
        .cmd_rcgr = 0x19020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup1_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_blsp1_qup1_spi_apps_clk_src[] = {
        F(960000, P_XO, 10, 1, 2),
        F(4800000, P_XO, 4, 0, 0),
        F(9600000, P_XO, 2, 0, 0),
        F(15000000, P_GPLL0, 10, 1, 4),
        F(19200000, P_XO, 1, 0, 0),
        F(25000000, P_GPLL0, 12, 1, 2),
        F(50000000, P_GPLL0, 12, 0, 0),
        { }
};

static struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {
        .cmd_rcgr = 0x1900c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup1_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {
        .cmd_rcgr = 0x1b020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup2_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {
        .cmd_rcgr = 0x1b00c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup2_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {
        .cmd_rcgr = 0x1d020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup3_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {
        .cmd_rcgr = 0x1d00c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup3_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {
        .cmd_rcgr = 0x1f020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup4_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {
        .cmd_rcgr = 0x1f00c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_qup4_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_blsp1_uart1_apps_clk_src[] = {
        F(3686400, P_GPLL0, 1, 96, 15625),
        F(7372800, P_GPLL0, 1, 192, 15625),
        F(14745600, P_GPLL0, 1, 384, 15625),
        F(16000000, P_GPLL0, 5, 2, 15),
        F(19200000, P_XO, 1, 0, 0),
        F(24000000, P_GPLL0, 5, 1, 5),
        F(32000000, P_GPLL0, 1, 4, 75),
        F(40000000, P_GPLL0, 15, 0, 0),
        F(46400000, P_GPLL0, 1, 29, 375),
        F(48000000, P_GPLL0, 12.5, 0, 0),
        F(51200000, P_GPLL0, 1, 32, 375),
        F(56000000, P_GPLL0, 1, 7, 75),
        F(58982400, P_GPLL0, 1, 1536, 15625),
        F(60000000, P_GPLL0, 10, 0, 0),
        F(63157895, P_GPLL0, 9.5, 0, 0),
        { }
};

static struct clk_rcg2 blsp1_uart1_apps_clk_src = {
        .cmd_rcgr = 0x1a00c,
        .mnd_width = 16,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_uart1_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_uart1_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp1_uart2_apps_clk_src = {
        .cmd_rcgr = 0x1c00c,
        .mnd_width = 16,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_uart1_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp1_uart2_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {
        .cmd_rcgr = 0x26020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup1_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {
        .cmd_rcgr = 0x2600c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup1_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {
        .cmd_rcgr = 0x28020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup2_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {
        .cmd_rcgr = 0x2800c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup2_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {
        .cmd_rcgr = 0x2a020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup3_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {
        .cmd_rcgr = 0x2a00c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup3_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {
        .cmd_rcgr = 0x2c020,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup4_i2c_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {
        .cmd_rcgr = 0x2c00c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_qup4_spi_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_uart1_apps_clk_src = {
        .cmd_rcgr = 0x2700c,
        .mnd_width = 16,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_uart1_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_uart1_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 blsp2_uart2_apps_clk_src = {
        .cmd_rcgr = 0x2900c,
        .mnd_width = 16,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_blsp1_uart1_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "blsp2_uart2_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_gp1_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(100000000, P_GPLL0, 6, 0, 0),
        F(200000000, P_GPLL0, 3, 0, 0),
        { }
};

static struct clk_rcg2 gp1_clk_src = {
        .cmd_rcgr = 0x64004,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div,
        .freq_tbl = ftbl_gp1_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gp1_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div,
                .num_parents = 4,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 gp2_clk_src = {
        .cmd_rcgr = 0x65004,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div,
        .freq_tbl = ftbl_gp1_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gp2_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div,
                .num_parents = 4,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 gp3_clk_src = {
        .cmd_rcgr = 0x66004,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div,
        .freq_tbl = ftbl_gp1_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gp3_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div,
                .num_parents = 4,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_hmss_gpll0_clk_src[] = {
        F(300000000, P_GPLL0, 2, 0, 0),
        F(600000000, P_GPLL0, 1, 0, 0),
        { }
};

static struct clk_rcg2 hmss_gpll0_clk_src = {
        .cmd_rcgr = 0x4805c,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_hmss_gpll0_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "hmss_gpll0_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_hmss_gpll4_clk_src[] = {
        F(384000000, P_GPLL4, 4, 0, 0),
        F(768000000, P_GPLL4, 2, 0, 0),
        F(1536000000, P_GPLL4, 1, 0, 0),
        { }
};

static struct clk_rcg2 hmss_gpll4_clk_src = {
        .cmd_rcgr = 0x48074,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll4,
        .freq_tbl = ftbl_hmss_gpll4_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "hmss_gpll4_clk_src",
                .parent_data = gcc_parent_data_xo_gpll4,
                .num_parents = 2,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_hmss_rbcpr_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        { }
};

static struct clk_rcg2 hmss_rbcpr_clk_src = {
        .cmd_rcgr = 0x48044,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0,
        .freq_tbl = ftbl_hmss_rbcpr_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "hmss_rbcpr_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0,
                .num_parents = 2,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_pdm2_clk_src[] = {
        F(60000000, P_GPLL0, 10, 0, 0),
        { }
};

static struct clk_rcg2 pdm2_clk_src = {
        .cmd_rcgr = 0x33010,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_pdm2_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "pdm2_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_qspi_ser_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(80200000, P_GPLL1_EARLY_DIV, 5, 0, 0),
        F(160400000, P_GPLL1, 5, 0, 0),
        F(267333333, P_GPLL1, 3, 0, 0),
        { }
};

static struct clk_rcg2 qspi_ser_clk_src = {
        .cmd_rcgr = 0x4d00c,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div,
        .freq_tbl = ftbl_qspi_ser_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "qspi_ser_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div,
                .num_parents = 6,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {
        F(144000, P_XO, 16, 3, 25),
        F(400000, P_XO, 12, 1, 4),
        F(20000000, P_GPLL0_EARLY_DIV, 5, 1, 3),
        F(25000000, P_GPLL0_EARLY_DIV, 6, 1, 2),
        F(50000000, P_GPLL0_EARLY_DIV, 6, 0, 0),
        F(100000000, P_GPLL0, 6, 0, 0),
        F(192000000, P_GPLL4, 8, 0, 0),
        F(384000000, P_GPLL4, 4, 0, 0),
        { }
};

static struct clk_rcg2 sdcc1_apps_clk_src = {
        .cmd_rcgr = 0x1602c,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll4_gpll0_early_div,
        .freq_tbl = ftbl_sdcc1_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "sdcc1_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll4_gpll0_early_div,
                .num_parents = 4,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_sdcc1_ice_core_clk_src[] = {
        F(75000000, P_GPLL0_EARLY_DIV, 4, 0, 0),
        F(150000000, P_GPLL0, 4, 0, 0),
        F(200000000, P_GPLL0, 3, 0, 0),
        F(300000000, P_GPLL0, 2, 0, 0),
        { }
};

static struct clk_rcg2 sdcc1_ice_core_clk_src = {
        .cmd_rcgr = 0x16010,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_sdcc1_ice_core_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "sdcc1_ice_core_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_sdcc2_apps_clk_src[] = {
        F(144000, P_XO, 16, 3, 25),
        F(400000, P_XO, 12, 1, 4),
        F(20000000, P_GPLL0_EARLY_DIV, 5, 1, 3),
        F(25000000, P_GPLL0_EARLY_DIV, 6, 1, 2),
        F(50000000, P_GPLL0_EARLY_DIV, 6, 0, 0),
        F(100000000, P_GPLL0, 6, 0, 0),
        F(192000000, P_GPLL4, 8, 0, 0),
        F(200000000, P_GPLL0, 3, 0, 0),
        { }
};

static struct clk_rcg2 sdcc2_apps_clk_src = {
        .cmd_rcgr = 0x14010,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div_gpll4,
        .freq_tbl = ftbl_sdcc2_apps_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "sdcc2_apps_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div_gpll4,
                .num_parents = 4,
                .ops = &clk_rcg2_floor_ops,
        },
};

static const struct freq_tbl ftbl_ufs_axi_clk_src[] = {
        F(50000000, P_GPLL0_EARLY_DIV, 6, 0, 0),
        F(100000000, P_GPLL0, 6, 0, 0),
        F(150000000, P_GPLL0, 4, 0, 0),
        F(200000000, P_GPLL0, 3, 0, 0),
        F(240000000, P_GPLL0, 2.5, 0, 0),
        { }
};

static struct clk_rcg2 ufs_axi_clk_src = {
        .cmd_rcgr = 0x75018,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_ufs_axi_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "ufs_axi_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_ufs_ice_core_clk_src[] = {
        F(75000000, P_GPLL0_EARLY_DIV, 4, 0, 0),
        F(150000000, P_GPLL0, 4, 0, 0),
        F(300000000, P_GPLL0, 2, 0, 0),
        { }
};

static struct clk_rcg2 ufs_ice_core_clk_src = {
        .cmd_rcgr = 0x76010,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_ufs_ice_core_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "ufs_ice_core_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_rcg2 ufs_phy_aux_clk_src = {
        .cmd_rcgr = 0x76044,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_sleep_clk,
        .freq_tbl = ftbl_hmss_rbcpr_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "ufs_phy_aux_clk_src",
                .parent_data = gcc_parent_data_xo_sleep_clk,
                .num_parents = 2,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_ufs_unipro_core_clk_src[] = {
        F(37500000, P_GPLL0_EARLY_DIV, 8, 0, 0),
        F(75000000, P_GPLL0, 8, 0, 0),
        F(150000000, P_GPLL0, 4, 0, 0),
        { }
};

static struct clk_rcg2 ufs_unipro_core_clk_src = {
        .cmd_rcgr = 0x76028,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_ufs_unipro_core_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "ufs_unipro_core_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_usb20_master_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(60000000, P_GPLL0, 10, 0, 0),
        F(120000000, P_GPLL0, 5, 0, 0),
        { }
};

static struct clk_rcg2 usb20_master_clk_src = {
        .cmd_rcgr = 0x2f010,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_usb20_master_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "usb20_master_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_usb20_mock_utmi_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(60000000, P_GPLL0, 10, 0, 0),
        { }
};

static struct clk_rcg2 usb20_mock_utmi_clk_src = {
        .cmd_rcgr = 0x2f024,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_usb20_mock_utmi_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "usb20_mock_utmi_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_usb30_master_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(66666667, P_GPLL0_EARLY_DIV, 4.5, 0, 0),
        F(120000000, P_GPLL0, 5, 0, 0),
        F(133333333, P_GPLL0, 4.5, 0, 0),
        F(150000000, P_GPLL0, 4, 0, 0),
        F(200000000, P_GPLL0, 3, 0, 0),
        F(240000000, P_GPLL0, 2.5, 0, 0),
        { }
};

static struct clk_rcg2 usb30_master_clk_src = {
        .cmd_rcgr = 0xf014,
        .mnd_width = 8,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_usb30_master_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "usb30_master_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_usb30_mock_utmi_clk_src[] = {
        F(19200000, P_XO, 1, 0, 0),
        F(40000000, P_GPLL0_EARLY_DIV, 7.5, 0, 0),
        F(60000000, P_GPLL0, 10, 0, 0),
        { }
};

static struct clk_rcg2 usb30_mock_utmi_clk_src = {
        .cmd_rcgr = 0xf028,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,
        .freq_tbl = ftbl_usb30_mock_utmi_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "usb30_mock_utmi_clk_src",
                .parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,
                .num_parents = 3,
                .ops = &clk_rcg2_ops,
        },
};

static const struct freq_tbl ftbl_usb3_phy_aux_clk_src[] = {
        F(1200000, P_XO, 16, 0, 0),
        F(19200000, P_XO, 1, 0, 0),
        { }
};

static struct clk_rcg2 usb3_phy_aux_clk_src = {
        .cmd_rcgr = 0x5000c,
        .mnd_width = 0,
        .hid_width = 5,
        .parent_map = gcc_parent_map_xo_sleep_clk,
        .freq_tbl = ftbl_usb3_phy_aux_clk_src,
        .clkr.hw.init = &(struct clk_init_data){
                .name = "usb3_phy_aux_clk_src",
                .parent_data = gcc_parent_data_xo_sleep_clk,
                .num_parents = 2,
                .ops = &clk_rcg2_ops,
        },
};

static struct clk_branch gcc_aggre2_ufs_axi_clk = {
        .halt_reg = 0x75034,
        .halt_check = BRANCH_HALT,

        .clkr = {
                .enable_reg = 0x75034,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_aggre2_ufs_axi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &ufs_axi_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_aggre2_usb3_axi_clk = {
        .halt_reg = 0xf03c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0xf03c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_aggre2_usb3_axi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb30_master_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_bimc_gfx_clk = {
        .halt_reg = 0x7106c,
        .halt_check = BRANCH_VOTED,
        .clkr = {
                .enable_reg = 0x7106c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_bimc_gfx_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_bimc_hmss_axi_clk = {
        .halt_reg = 0x48004,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x52004,
                .enable_mask = BIT(22),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_bimc_hmss_axi_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_bimc_mss_q6_axi_clk = {
        .halt_reg = 0x4401c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x4401c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_bimc_mss_q6_axi_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_ahb_clk = {
        .halt_reg = 0x17004,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x52004,
                .enable_mask = BIT(17),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {
        .halt_reg = 0x19008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x19008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup1_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup1_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {
        .halt_reg = 0x19004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x19004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup1_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup1_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {
        .halt_reg = 0x1b008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1b008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup2_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup2_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {
        .halt_reg = 0x1b004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1b004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup2_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup2_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {
        .halt_reg = 0x1d008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1d008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup3_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup3_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {
        .halt_reg = 0x1d004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1d004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup3_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup3_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {
        .halt_reg = 0x1f008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1f008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup4_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup4_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {
        .halt_reg = 0x1f004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1f004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_qup4_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_qup4_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_uart1_apps_clk = {
        .halt_reg = 0x1a004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1a004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_uart1_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_uart1_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp1_uart2_apps_clk = {
        .halt_reg = 0x1c004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1c004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp1_uart2_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp1_uart2_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_ahb_clk = {
        .halt_reg = 0x25004,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x52004,
                .enable_mask = BIT(15),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {
        .halt_reg = 0x26008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x26008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup1_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup1_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {
        .halt_reg = 0x26004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x26004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup1_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup1_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {
        .halt_reg = 0x28008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x28008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup2_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup2_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {
        .halt_reg = 0x28004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x28004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup2_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup2_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {
        .halt_reg = 0x2a008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2a008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup3_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup3_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {
        .halt_reg = 0x2a004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2a004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup3_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup3_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {
        .halt_reg = 0x2c008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2c008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup4_i2c_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup4_i2c_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {
        .halt_reg = 0x2c004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2c004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_qup4_spi_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_qup4_spi_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_uart1_apps_clk = {
        .halt_reg = 0x27004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x27004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_uart1_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_uart1_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_blsp2_uart2_apps_clk = {
        .halt_reg = 0x29004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x29004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_blsp2_uart2_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &blsp2_uart2_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_boot_rom_ahb_clk = {
        .halt_reg = 0x38004,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x52004,
                .enable_mask = BIT(10),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_boot_rom_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_cfg_noc_usb2_axi_clk = {
        .halt_reg = 0x5058,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x5058,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_cfg_noc_usb2_axi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb20_master_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_cfg_noc_usb3_axi_clk = {
        .halt_reg = 0x5018,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x5018,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_cfg_noc_usb3_axi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb30_master_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_dcc_ahb_clk = {
        .halt_reg = 0x84004,
        .clkr = {
                .enable_reg = 0x84004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_dcc_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_gp1_clk = {
        .halt_reg = 0x64000,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x64000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gp1_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gp1_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_gp2_clk = {
        .halt_reg = 0x65000,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x65000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gp2_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gp2_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_gp3_clk = {
        .halt_reg = 0x66000,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x66000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gp3_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gp3_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_gpu_bimc_gfx_clk = {
        .halt_reg = 0x71010,
        .halt_check = BRANCH_VOTED,
        .clkr = {
                .enable_reg = 0x71010,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gpu_bimc_gfx_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_gpu_cfg_ahb_clk = {
        .halt_reg = 0x71004,
        .halt_check = BRANCH_VOTED,
        .clkr = {
                .enable_reg = 0x71004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gpu_cfg_ahb_clk",
                        .ops = &clk_branch2_ops,
                        .flags = CLK_IS_CRITICAL,
                },
        },
};

static struct clk_branch gcc_gpu_gpll0_clk = {
        .halt_reg = 0x5200c,
        .halt_check = BRANCH_HALT_DELAY,
        .clkr = {
                .enable_reg = 0x5200c,
                .enable_mask = BIT(4),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gpu_gpll0_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gpll0.clkr.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_gpu_gpll0_div_clk = {
        .halt_reg = 0x5200c,
        .halt_check = BRANCH_HALT_DELAY,
        .clkr = {
                .enable_reg = 0x5200c,
                .enable_mask = BIT(3),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_gpu_gpll0_div_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gpll0_early_div.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_hmss_dvm_bus_clk = {
        .halt_reg = 0x4808c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x4808c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_hmss_dvm_bus_clk",
                        .ops = &clk_branch2_ops,
                        .flags = CLK_IGNORE_UNUSED,
                },
        },
};

static struct clk_branch gcc_hmss_rbcpr_clk = {
        .halt_reg = 0x48008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x48008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_hmss_rbcpr_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &hmss_rbcpr_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mmss_gpll0_clk = {
        .halt_reg = 0x5200c,
        .halt_check = BRANCH_HALT_DELAY,
        .clkr = {
                .enable_reg = 0x5200c,
                .enable_mask = BIT(1),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mmss_gpll0_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gpll0.clkr.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mmss_gpll0_div_clk = {
        .halt_reg = 0x5200c,
        .halt_check = BRANCH_HALT_DELAY,
        .clkr = {
                .enable_reg = 0x5200c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mmss_gpll0_div_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &gpll0_early_div.hw,
                        },
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mmss_noc_cfg_ahb_clk = {
        .halt_reg = 0x9004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x9004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mmss_noc_cfg_ahb_clk",
                        .ops = &clk_branch2_ops,
                        /*
                         * Any access to mmss depends on this clock.
                         * Gating this clock has been shown to crash the system
                         * when mmssnoc_axi_rpm_clk is inited in rpmcc.
                         */
                        .flags = CLK_IS_CRITICAL,
                },
        },
};

static struct clk_branch gcc_mmss_sys_noc_axi_clk = {
        .halt_reg = 0x9000,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x9000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mmss_sys_noc_axi_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mss_cfg_ahb_clk = {
        .halt_reg = 0x8a000,
        .clkr = {
                .enable_reg = 0x8a000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mss_cfg_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mss_mnoc_bimc_axi_clk = {
        .halt_reg = 0x8a004,
        .halt_check = BRANCH_HALT,
        .hwcg_reg = 0x8a004,
        .hwcg_bit = 1,
        .clkr = {
                .enable_reg = 0x8a004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mss_mnoc_bimc_axi_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mss_q6_bimc_axi_clk = {
        .halt_reg = 0x8a040,
        .clkr = {
                .enable_reg = 0x8a040,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mss_q6_bimc_axi_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_mss_snoc_axi_clk = {
        .halt_reg = 0x8a03c,
        .clkr = {
                .enable_reg = 0x8a03c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_mss_snoc_axi_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_pdm2_clk = {
        .halt_reg = 0x3300c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x3300c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_pdm2_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &pdm2_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_pdm_ahb_clk = {
        .halt_reg = 0x33004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x33004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_pdm_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_prng_ahb_clk = {
        .halt_reg = 0x34004,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x52004,
                .enable_mask = BIT(13),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_prng_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_qspi_ahb_clk = {
        .halt_reg = 0x4d004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x4d004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_qspi_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_qspi_ser_clk = {
        .halt_reg = 0x4d008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x4d008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_qspi_ser_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &qspi_ser_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_rx0_usb2_clkref_clk = {
        .halt_reg = 0x88018,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x88018,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_rx0_usb2_clkref_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_rx1_usb2_clkref_clk = {
        .halt_reg = 0x88014,
        .halt_check = BRANCH_HALT_VOTED,
        .clkr = {
                .enable_reg = 0x88014,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_rx1_usb2_clkref_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_sdcc1_ahb_clk = {
        .halt_reg = 0x16008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x16008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_sdcc1_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_sdcc1_apps_clk = {
        .halt_reg = 0x16004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x16004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_sdcc1_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &sdcc1_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_sdcc1_ice_core_clk = {
        .halt_reg = 0x1600c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x1600c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_sdcc1_ice_core_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &sdcc1_ice_core_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_sdcc2_ahb_clk = {
        .halt_reg = 0x14008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x14008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_sdcc2_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_sdcc2_apps_clk = {
        .halt_reg = 0x14004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x14004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_sdcc2_apps_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &sdcc2_apps_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_ahb_clk = {
        .halt_reg = 0x7500c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x7500c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_ahb_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_axi_clk = {
        .halt_reg = 0x75008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x75008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_axi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &ufs_axi_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_clkref_clk = {
        .halt_reg = 0x88008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x88008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_clkref_clk",
                        .ops = &clk_branch2_ops,

                },
        },
};

static struct clk_branch gcc_ufs_ice_core_clk = {
        .halt_reg = 0x7600c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x7600c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_ice_core_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &ufs_ice_core_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_phy_aux_clk = {
        .halt_reg = 0x76040,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x76040,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_phy_aux_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &ufs_phy_aux_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_rx_symbol_0_clk = {
        .halt_reg = 0x75014,
        .halt_check = BRANCH_HALT_SKIP,
        .clkr = {
                .enable_reg = 0x75014,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_rx_symbol_0_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_rx_symbol_1_clk = {
        .halt_reg = 0x7605c,
        .halt_check = BRANCH_HALT_SKIP,
        .clkr = {
                .enable_reg = 0x7605c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_rx_symbol_1_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_tx_symbol_0_clk = {
        .halt_reg = 0x75010,
        .halt_check = BRANCH_HALT_SKIP,
        .clkr = {
                .enable_reg = 0x75010,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_tx_symbol_0_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_ufs_unipro_core_clk = {
        .halt_reg = 0x76008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x76008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_ufs_unipro_core_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &ufs_unipro_core_clk_src.clkr.hw,
                        },
                        .flags = CLK_SET_RATE_PARENT,
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb20_master_clk = {
        .halt_reg = 0x2f004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2f004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb20_master_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb20_master_clk_src.clkr.hw,
                        },
                        .flags = CLK_SET_RATE_PARENT,
                        .num_parents = 1,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb20_mock_utmi_clk = {
        .halt_reg = 0x2f00c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2f00c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb20_mock_utmi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb20_mock_utmi_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb20_sleep_clk = {
        .halt_reg = 0x2f008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x2f008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb20_sleep_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb30_master_clk = {
        .halt_reg = 0xf008,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0xf008,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb30_master_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb30_master_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb30_mock_utmi_clk = {
        .halt_reg = 0xf010,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0xf010,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb30_mock_utmi_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb30_mock_utmi_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb30_sleep_clk = {
        .halt_reg = 0xf00c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0xf00c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb30_sleep_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb3_clkref_clk = {
        .halt_reg = 0x8800c,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x8800c,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb3_clkref_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb3_phy_aux_clk = {
        .halt_reg = 0x50000,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x50000,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb3_phy_aux_clk",
                        .parent_hws = (const struct clk_hw*[]) {
                                &usb3_phy_aux_clk_src.clkr.hw,
                        },
                        .num_parents = 1,
                        .flags = CLK_SET_RATE_PARENT,
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb3_phy_pipe_clk = {
        .halt_reg = 0x50004,
        .halt_check = BRANCH_HALT_DELAY,
        .clkr = {
                .enable_reg = 0x50004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb3_phy_pipe_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {
        .halt_reg = 0x6a004,
        .halt_check = BRANCH_HALT,
        .clkr = {
                .enable_reg = 0x6a004,
                .enable_mask = BIT(0),
                .hw.init = &(struct clk_init_data){
                        .name = "gcc_usb_phy_cfg_ahb2phy_clk",
                        .ops = &clk_branch2_ops,
                },
        },
};

static struct gdsc ufs_gdsc = {
        .gdscr = 0x75004,
        .gds_hw_ctrl = 0x0,
        .pd = {
                .name = "ufs_gdsc",
        },
        .pwrsts = PWRSTS_OFF_ON,
        .flags = VOTABLE,
};

static struct gdsc usb_30_gdsc = {
        .gdscr = 0xf004,
        .gds_hw_ctrl = 0x0,
        .pd = {
                .name = "usb_30_gdsc",
        },
        .pwrsts = PWRSTS_OFF_ON,
        .flags = VOTABLE,
};

static struct gdsc pcie_0_gdsc = {
        .gdscr = 0x6b004,
        .gds_hw_ctrl = 0x0,
        .pd = {
                .name = "pcie_0_gdsc",
        },
        .pwrsts = PWRSTS_OFF_ON,
        .flags = VOTABLE,
};

static struct clk_hw *gcc_sdm660_hws[] = {
        &xo.hw,
        &gpll0_early_div.hw,
        &gpll1_early_div.hw,
};

static struct clk_regmap *gcc_sdm660_clocks[] = {
        [BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,
        [BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,
        [BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,
        [BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,
        [BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,
        [BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,
        [BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,
        [BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,
        [BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,
        [BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,
        [BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,
        [BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,
        [BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,
        [BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,
        [BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,
        [BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,
        [BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,
        [BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,
        [BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,
        [BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,
        [GCC_AGGRE2_UFS_AXI_CLK] = &gcc_aggre2_ufs_axi_clk.clkr,
        [GCC_AGGRE2_USB3_AXI_CLK] = &gcc_aggre2_usb3_axi_clk.clkr,
        [GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,
        [GCC_BIMC_HMSS_AXI_CLK] = &gcc_bimc_hmss_axi_clk.clkr,
        [GCC_BIMC_MSS_Q6_AXI_CLK] = &gcc_bimc_mss_q6_axi_clk.clkr,
        [GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,
        [GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,
        [GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,
        [GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,
        [GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,
        [GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,
        [GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,
        [GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,
        [GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,
        [GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,
        [GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,
        [GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,
        [GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,
        [GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,
        [GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,
        [GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,
        [GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,
        [GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,
        [GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,
        [GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,
        [GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,
        [GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,
        [GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,
        [GCC_CFG_NOC_USB2_AXI_CLK] = &gcc_cfg_noc_usb2_axi_clk.clkr,
        [GCC_CFG_NOC_USB3_AXI_CLK] = &gcc_cfg_noc_usb3_axi_clk.clkr,
        [GCC_DCC_AHB_CLK] = &gcc_dcc_ahb_clk.clkr,
        [GCC_GP1_CLK] = &gcc_gp1_clk.clkr,
        [GCC_GP2_CLK] = &gcc_gp2_clk.clkr,
        [GCC_GP3_CLK] = &gcc_gp3_clk.clkr,
        [GCC_GPU_BIMC_GFX_CLK] = &gcc_gpu_bimc_gfx_clk.clkr,
        [GCC_GPU_CFG_AHB_CLK] = &gcc_gpu_cfg_ahb_clk.clkr,
        [GCC_GPU_GPLL0_CLK] = &gcc_gpu_gpll0_clk.clkr,
        [GCC_GPU_GPLL0_DIV_CLK] = &gcc_gpu_gpll0_div_clk.clkr,
        [GCC_HMSS_DVM_BUS_CLK] = &gcc_hmss_dvm_bus_clk.clkr,
        [GCC_HMSS_RBCPR_CLK] = &gcc_hmss_rbcpr_clk.clkr,
        [GCC_MMSS_GPLL0_CLK] = &gcc_mmss_gpll0_clk.clkr,
        [GCC_MMSS_GPLL0_DIV_CLK] = &gcc_mmss_gpll0_div_clk.clkr,
        [GCC_MMSS_NOC_CFG_AHB_CLK] = &gcc_mmss_noc_cfg_ahb_clk.clkr,
        [GCC_MMSS_SYS_NOC_AXI_CLK] = &gcc_mmss_sys_noc_axi_clk.clkr,
        [GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,
        [GCC_MSS_MNOC_BIMC_AXI_CLK] = &gcc_mss_mnoc_bimc_axi_clk.clkr,
        [GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,
        [GCC_MSS_SNOC_AXI_CLK] = &gcc_mss_snoc_axi_clk.clkr,
        [GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,
        [GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,
        [GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,
        [GCC_QSPI_AHB_CLK] = &gcc_qspi_ahb_clk.clkr,
        [GCC_QSPI_SER_CLK] = &gcc_qspi_ser_clk.clkr,
        [GCC_RX0_USB2_CLKREF_CLK] = &gcc_rx0_usb2_clkref_clk.clkr,
        [GCC_RX1_USB2_CLKREF_CLK] = &gcc_rx1_usb2_clkref_clk.clkr,
        [GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,
        [GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,
        [GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,
        [GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,
        [GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,
        [GCC_UFS_AHB_CLK] = &gcc_ufs_ahb_clk.clkr,
        [GCC_UFS_AXI_CLK] = &gcc_ufs_axi_clk.clkr,
        [GCC_UFS_CLKREF_CLK] = &gcc_ufs_clkref_clk.clkr,
        [GCC_UFS_ICE_CORE_CLK] = &gcc_ufs_ice_core_clk.clkr,
        [GCC_UFS_PHY_AUX_CLK] = &gcc_ufs_phy_aux_clk.clkr,
        [GCC_UFS_RX_SYMBOL_0_CLK] = &gcc_ufs_rx_symbol_0_clk.clkr,
        [GCC_UFS_RX_SYMBOL_1_CLK] = &gcc_ufs_rx_symbol_1_clk.clkr,
        [GCC_UFS_TX_SYMBOL_0_CLK] = &gcc_ufs_tx_symbol_0_clk.clkr,
        [GCC_UFS_UNIPRO_CORE_CLK] = &gcc_ufs_unipro_core_clk.clkr,
        [GCC_USB20_MASTER_CLK] = &gcc_usb20_master_clk.clkr,
        [GCC_USB20_MOCK_UTMI_CLK] = &gcc_usb20_mock_utmi_clk.clkr,
        [GCC_USB20_SLEEP_CLK] = &gcc_usb20_sleep_clk.clkr,
        [GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,
        [GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,
        [GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,
        [GCC_USB3_CLKREF_CLK] = &gcc_usb3_clkref_clk.clkr,
        [GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,
        [GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,
        [GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,
        [GP1_CLK_SRC] = &gp1_clk_src.clkr,
        [GP2_CLK_SRC] = &gp2_clk_src.clkr,
        [GP3_CLK_SRC] = &gp3_clk_src.clkr,
        [GPLL0] = &gpll0.clkr,
        [GPLL0_EARLY] = &gpll0_early.clkr,
        [GPLL1] = &gpll1.clkr,
        [GPLL1_EARLY] = &gpll1_early.clkr,
        [GPLL4] = &gpll4.clkr,
        [GPLL4_EARLY] = &gpll4_early.clkr,
        [HMSS_GPLL0_CLK_SRC] = &hmss_gpll0_clk_src.clkr,
        [HMSS_GPLL4_CLK_SRC] = &hmss_gpll4_clk_src.clkr,
        [HMSS_RBCPR_CLK_SRC] = &hmss_rbcpr_clk_src.clkr,
        [PDM2_CLK_SRC] = &pdm2_clk_src.clkr,
        [QSPI_SER_CLK_SRC] = &qspi_ser_clk_src.clkr,
        [SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,
        [SDCC1_ICE_CORE_CLK_SRC] = &sdcc1_ice_core_clk_src.clkr,
        [SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,
        [UFS_AXI_CLK_SRC] = &ufs_axi_clk_src.clkr,
        [UFS_ICE_CORE_CLK_SRC] = &ufs_ice_core_clk_src.clkr,
        [UFS_PHY_AUX_CLK_SRC] = &ufs_phy_aux_clk_src.clkr,
        [UFS_UNIPRO_CORE_CLK_SRC] = &ufs_unipro_core_clk_src.clkr,
        [USB20_MASTER_CLK_SRC] = &usb20_master_clk_src.clkr,
        [USB20_MOCK_UTMI_CLK_SRC] = &usb20_mock_utmi_clk_src.clkr,
        [USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,
        [USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,
        [USB3_PHY_AUX_CLK_SRC] = &usb3_phy_aux_clk_src.clkr,
};

static struct gdsc *gcc_sdm660_gdscs[] = {
        [UFS_GDSC] = &ufs_gdsc,
        [USB_30_GDSC] = &usb_30_gdsc,
        [PCIE_0_GDSC] = &pcie_0_gdsc,
};

static const struct qcom_reset_map gcc_sdm660_resets[] = {
        [GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },
        [GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },
        [GCC_UFS_BCR] = { 0x75000 },
        [GCC_USB3_DP_PHY_BCR] = { 0x50028 },
        [GCC_USB3_PHY_BCR] = { 0x50020 },
        [GCC_USB3PHY_PHY_BCR] = { 0x50024 },
        [GCC_USB_20_BCR] = { 0x2f000 },
        [GCC_USB_30_BCR] = { 0xf000 },
        [GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },
        [GCC_MSS_RESTART] = { 0x79000 },
};

static const struct regmap_config gcc_sdm660_regmap_config = {
        .reg_bits       = 32,
        .reg_stride     = 4,
        .val_bits       = 32,
        .max_register   = 0x94000,
        .fast_io        = true,
};

static const struct qcom_cc_desc gcc_sdm660_desc = {
        .config = &gcc_sdm660_regmap_config,
        .clks = gcc_sdm660_clocks,
        .num_clks = ARRAY_SIZE(gcc_sdm660_clocks),
        .resets = gcc_sdm660_resets,
        .num_resets = ARRAY_SIZE(gcc_sdm660_resets),
        .gdscs = gcc_sdm660_gdscs,
        .num_gdscs = ARRAY_SIZE(gcc_sdm660_gdscs),
        .clk_hws = gcc_sdm660_hws,
        .num_clk_hws = ARRAY_SIZE(gcc_sdm660_hws),
};

static const struct of_device_id gcc_sdm660_match_table[] = {
        { .compatible = "qcom,gcc-sdm630" },
        { .compatible = "qcom,gcc-sdm660" },
        { }
};
MODULE_DEVICE_TABLE(of, gcc_sdm660_match_table);

static int gcc_sdm660_probe(struct platform_device *pdev)
{
        int ret;
        struct regmap *regmap;

        regmap = qcom_cc_map(pdev, &gcc_sdm660_desc);
        if (IS_ERR(regmap))
                return PTR_ERR(regmap);

        /*
         * Set the HMSS_AHB_CLK_SLEEP_ENA bit to allow the hmss_ahb_clk to be
         * turned off by hardware during certain apps low power modes.
         */
        ret = regmap_update_bits(regmap, 0x52008, BIT(21), BIT(21));
        if (ret)
                return ret;

        return qcom_cc_really_probe(pdev, &gcc_sdm660_desc, regmap);
}

static struct platform_driver gcc_sdm660_driver = {
        .probe          = gcc_sdm660_probe,
        .driver         = {
                .name   = "gcc-sdm660",
                .of_match_table = gcc_sdm660_match_table,
        },
};

static int __init gcc_sdm660_init(void)
{
        return platform_driver_register(&gcc_sdm660_driver);
}
core_initcall_sync(gcc_sdm660_init);

static void __exit gcc_sdm660_exit(void)
{
        platform_driver_unregister(&gcc_sdm660_driver);
}
module_exit(gcc_sdm660_exit);

MODULE_LICENSE("GPL v2");
MODULE_DESCRIPTION("QCOM GCC sdm660 Driver");