1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50#include <linux/module.h>
51#include <linux/interrupt.h>
52
53#include "../comedi_pci.h"
54
55
56
57
58
59
60#define NI_65XX_ID_REG 0x00
61#define NI_65XX_CLR_REG 0x01
62#define NI_65XX_CLR_WDOG_INT BIT(6)
63#define NI_65XX_CLR_WDOG_PING BIT(5)
64#define NI_65XX_CLR_WDOG_EXP BIT(4)
65#define NI_65XX_CLR_EDGE_INT BIT(3)
66#define NI_65XX_CLR_OVERFLOW_INT BIT(2)
67#define NI_65XX_STATUS_REG 0x02
68#define NI_65XX_STATUS_WDOG_INT BIT(5)
69#define NI_65XX_STATUS_FALL_EDGE BIT(4)
70#define NI_65XX_STATUS_RISE_EDGE BIT(3)
71#define NI_65XX_STATUS_INT BIT(2)
72#define NI_65XX_STATUS_OVERFLOW_INT BIT(1)
73#define NI_65XX_STATUS_EDGE_INT BIT(0)
74#define NI_65XX_CTRL_REG 0x03
75#define NI_65XX_CTRL_WDOG_ENA BIT(5)
76#define NI_65XX_CTRL_FALL_EDGE_ENA BIT(4)
77#define NI_65XX_CTRL_RISE_EDGE_ENA BIT(3)
78#define NI_65XX_CTRL_INT_ENA BIT(2)
79#define NI_65XX_CTRL_OVERFLOW_ENA BIT(1)
80#define NI_65XX_CTRL_EDGE_ENA BIT(0)
81#define NI_65XX_REV_REG 0x04
82#define NI_65XX_FILTER_REG 0x08
83#define NI_65XX_RTSI_ROUTE_REG 0x0c
84#define NI_65XX_RTSI_EDGE_REG 0x0e
85#define NI_65XX_RTSI_WDOG_REG 0x10
86#define NI_65XX_RTSI_TRIG_REG 0x12
87#define NI_65XX_AUTO_CLK_SEL_REG 0x14
88#define NI_65XX_AUTO_CLK_SEL_STATUS BIT(1)
89#define NI_65XX_AUTO_CLK_SEL_DISABLE BIT(0)
90#define NI_65XX_WDOG_CTRL_REG 0x15
91#define NI_65XX_WDOG_CTRL_ENA BIT(0)
92#define NI_65XX_RTSI_CFG_REG 0x16
93#define NI_65XX_RTSI_CFG_RISE_SENSE BIT(2)
94#define NI_65XX_RTSI_CFG_FALL_SENSE BIT(1)
95#define NI_65XX_RTSI_CFG_SYNC_DETECT BIT(0)
96#define NI_65XX_WDOG_STATUS_REG 0x17
97#define NI_65XX_WDOG_STATUS_EXP BIT(0)
98#define NI_65XX_WDOG_INTERVAL_REG 0x18
99
100
101#define NI_65XX_PORT(x) ((x) * 0x10)
102#define NI_65XX_IO_DATA_REG(x) (0x40 + NI_65XX_PORT(x))
103#define NI_65XX_IO_SEL_REG(x) (0x41 + NI_65XX_PORT(x))
104#define NI_65XX_IO_SEL_OUTPUT 0
105#define NI_65XX_IO_SEL_INPUT BIT(0)
106#define NI_65XX_RISE_EDGE_ENA_REG(x) (0x42 + NI_65XX_PORT(x))
107#define NI_65XX_FALL_EDGE_ENA_REG(x) (0x43 + NI_65XX_PORT(x))
108#define NI_65XX_FILTER_ENA(x) (0x44 + NI_65XX_PORT(x))
109#define NI_65XX_WDOG_HIZ_REG(x) (0x46 + NI_65XX_PORT(x))
110#define NI_65XX_WDOG_ENA(x) (0x47 + NI_65XX_PORT(x))
111#define NI_65XX_WDOG_HI_LO_REG(x) (0x48 + NI_65XX_PORT(x))
112#define NI_65XX_RTSI_ENA(x) (0x49 + NI_65XX_PORT(x))
113
114#define NI_65XX_PORT_TO_CHAN(x) ((x) * 8)
115#define NI_65XX_CHAN_TO_PORT(x) ((x) / 8)
116#define NI_65XX_CHAN_TO_MASK(x) (1 << ((x) % 8))
117
118enum ni_65xx_boardid {
119 BOARD_PCI6509,
120 BOARD_PXI6509,
121 BOARD_PCI6510,
122 BOARD_PCI6511,
123 BOARD_PXI6511,
124 BOARD_PCI6512,
125 BOARD_PXI6512,
126 BOARD_PCI6513,
127 BOARD_PXI6513,
128 BOARD_PCI6514,
129 BOARD_PXI6514,
130 BOARD_PCI6515,
131 BOARD_PXI6515,
132 BOARD_PCI6516,
133 BOARD_PCI6517,
134 BOARD_PCI6518,
135 BOARD_PCI6519,
136 BOARD_PCI6520,
137 BOARD_PCI6521,
138 BOARD_PXI6521,
139 BOARD_PCI6528,
140 BOARD_PXI6528,
141};
142
143struct ni_65xx_board {
144 const char *name;
145 unsigned int num_dio_ports;
146 unsigned int num_di_ports;
147 unsigned int num_do_ports;
148 unsigned int legacy_invert:1;
149};
150
151static const struct ni_65xx_board ni_65xx_boards[] = {
152 [BOARD_PCI6509] = {
153 .name = "pci-6509",
154 .num_dio_ports = 12,
155 },
156 [BOARD_PXI6509] = {
157 .name = "pxi-6509",
158 .num_dio_ports = 12,
159 },
160 [BOARD_PCI6510] = {
161 .name = "pci-6510",
162 .num_di_ports = 4,
163 },
164 [BOARD_PCI6511] = {
165 .name = "pci-6511",
166 .num_di_ports = 8,
167 },
168 [BOARD_PXI6511] = {
169 .name = "pxi-6511",
170 .num_di_ports = 8,
171 },
172 [BOARD_PCI6512] = {
173 .name = "pci-6512",
174 .num_do_ports = 8,
175 },
176 [BOARD_PXI6512] = {
177 .name = "pxi-6512",
178 .num_do_ports = 8,
179 },
180 [BOARD_PCI6513] = {
181 .name = "pci-6513",
182 .num_do_ports = 8,
183 .legacy_invert = 1,
184 },
185 [BOARD_PXI6513] = {
186 .name = "pxi-6513",
187 .num_do_ports = 8,
188 .legacy_invert = 1,
189 },
190 [BOARD_PCI6514] = {
191 .name = "pci-6514",
192 .num_di_ports = 4,
193 .num_do_ports = 4,
194 .legacy_invert = 1,
195 },
196 [BOARD_PXI6514] = {
197 .name = "pxi-6514",
198 .num_di_ports = 4,
199 .num_do_ports = 4,
200 .legacy_invert = 1,
201 },
202 [BOARD_PCI6515] = {
203 .name = "pci-6515",
204 .num_di_ports = 4,
205 .num_do_ports = 4,
206 .legacy_invert = 1,
207 },
208 [BOARD_PXI6515] = {
209 .name = "pxi-6515",
210 .num_di_ports = 4,
211 .num_do_ports = 4,
212 .legacy_invert = 1,
213 },
214 [BOARD_PCI6516] = {
215 .name = "pci-6516",
216 .num_do_ports = 4,
217 .legacy_invert = 1,
218 },
219 [BOARD_PCI6517] = {
220 .name = "pci-6517",
221 .num_do_ports = 4,
222 .legacy_invert = 1,
223 },
224 [BOARD_PCI6518] = {
225 .name = "pci-6518",
226 .num_di_ports = 2,
227 .num_do_ports = 2,
228 .legacy_invert = 1,
229 },
230 [BOARD_PCI6519] = {
231 .name = "pci-6519",
232 .num_di_ports = 2,
233 .num_do_ports = 2,
234 .legacy_invert = 1,
235 },
236 [BOARD_PCI6520] = {
237 .name = "pci-6520",
238 .num_di_ports = 1,
239 .num_do_ports = 1,
240 },
241 [BOARD_PCI6521] = {
242 .name = "pci-6521",
243 .num_di_ports = 1,
244 .num_do_ports = 1,
245 },
246 [BOARD_PXI6521] = {
247 .name = "pxi-6521",
248 .num_di_ports = 1,
249 .num_do_ports = 1,
250 },
251 [BOARD_PCI6528] = {
252 .name = "pci-6528",
253 .num_di_ports = 3,
254 .num_do_ports = 3,
255 },
256 [BOARD_PXI6528] = {
257 .name = "pxi-6528",
258 .num_di_ports = 3,
259 .num_do_ports = 3,
260 },
261};
262
263static bool ni_65xx_legacy_invert_outputs;
264module_param_named(legacy_invert_outputs, ni_65xx_legacy_invert_outputs,
265 bool, 0444);
266MODULE_PARM_DESC(legacy_invert_outputs,
267 "invert outputs of PCI/PXI-6513/6514/6515/6516/6517/6518/6519 for compatibility with old user code");
268
269static unsigned int ni_65xx_num_ports(struct comedi_device *dev)
270{
271 const struct ni_65xx_board *board = dev->board_ptr;
272
273 return board->num_dio_ports + board->num_di_ports + board->num_do_ports;
274}
275
276static void ni_65xx_disable_input_filters(struct comedi_device *dev)
277{
278 unsigned int num_ports = ni_65xx_num_ports(dev);
279 int i;
280
281
282 for (i = 0; i < num_ports; ++i)
283 writeb(0x00, dev->mmio + NI_65XX_FILTER_ENA(i));
284
285
286 writel(0x00000000, dev->mmio + NI_65XX_FILTER_REG);
287}
288
289
290static void ni_65xx_update_edge_detection(struct comedi_device *dev,
291 unsigned int base_chan,
292 unsigned int rising,
293 unsigned int falling)
294{
295 unsigned int num_ports = ni_65xx_num_ports(dev);
296 unsigned int port;
297
298 if (base_chan >= NI_65XX_PORT_TO_CHAN(num_ports))
299 return;
300
301 for (port = NI_65XX_CHAN_TO_PORT(base_chan); port < num_ports; port++) {
302 int bitshift = (int)(NI_65XX_PORT_TO_CHAN(port) - base_chan);
303 unsigned int port_mask, port_rising, port_falling;
304
305 if (bitshift >= 32)
306 break;
307
308 if (bitshift >= 0) {
309 port_mask = ~0U >> bitshift;
310 port_rising = rising >> bitshift;
311 port_falling = falling >> bitshift;
312 } else {
313 port_mask = ~0U << -bitshift;
314 port_rising = rising << -bitshift;
315 port_falling = falling << -bitshift;
316 }
317 if (port_mask & 0xff) {
318 if (~port_mask & 0xff) {
319 port_rising |=
320 readb(dev->mmio +
321 NI_65XX_RISE_EDGE_ENA_REG(port)) &
322 ~port_mask;
323 port_falling |=
324 readb(dev->mmio +
325 NI_65XX_FALL_EDGE_ENA_REG(port)) &
326 ~port_mask;
327 }
328 writeb(port_rising & 0xff,
329 dev->mmio + NI_65XX_RISE_EDGE_ENA_REG(port));
330 writeb(port_falling & 0xff,
331 dev->mmio + NI_65XX_FALL_EDGE_ENA_REG(port));
332 }
333 }
334}
335
336static void ni_65xx_disable_edge_detection(struct comedi_device *dev)
337{
338
339 ni_65xx_update_edge_detection(dev, 0, 0, 0);
340
341 ni_65xx_update_edge_detection(dev, 32, 0, 0);
342
343 ni_65xx_update_edge_detection(dev, 64, 0, 0);
344}
345
346static int ni_65xx_dio_insn_config(struct comedi_device *dev,
347 struct comedi_subdevice *s,
348 struct comedi_insn *insn,
349 unsigned int *data)
350{
351 unsigned long base_port = (unsigned long)s->private;
352 unsigned int chan = CR_CHAN(insn->chanspec);
353 unsigned int chan_mask = NI_65XX_CHAN_TO_MASK(chan);
354 unsigned int port = base_port + NI_65XX_CHAN_TO_PORT(chan);
355 unsigned int interval;
356 unsigned int val;
357
358 switch (data[0]) {
359 case INSN_CONFIG_FILTER:
360
361
362
363
364
365 interval = (data[1] + 100) / 200;
366 if (interval > 0xfffff)
367 interval = 0xfffff;
368 data[1] = interval * 200;
369
370
371
372
373
374
375 val = readb(dev->mmio + NI_65XX_FILTER_ENA(port));
376 if (interval) {
377 writel(interval, dev->mmio + NI_65XX_FILTER_REG);
378 val |= chan_mask;
379 } else {
380 val &= ~chan_mask;
381 }
382 writeb(val, dev->mmio + NI_65XX_FILTER_ENA(port));
383 break;
384
385 case INSN_CONFIG_DIO_OUTPUT:
386 if (s->type != COMEDI_SUBD_DIO)
387 return -EINVAL;
388 writeb(NI_65XX_IO_SEL_OUTPUT,
389 dev->mmio + NI_65XX_IO_SEL_REG(port));
390 break;
391
392 case INSN_CONFIG_DIO_INPUT:
393 if (s->type != COMEDI_SUBD_DIO)
394 return -EINVAL;
395 writeb(NI_65XX_IO_SEL_INPUT,
396 dev->mmio + NI_65XX_IO_SEL_REG(port));
397 break;
398
399 case INSN_CONFIG_DIO_QUERY:
400 if (s->type != COMEDI_SUBD_DIO)
401 return -EINVAL;
402 val = readb(dev->mmio + NI_65XX_IO_SEL_REG(port));
403 data[1] = (val == NI_65XX_IO_SEL_INPUT) ? COMEDI_INPUT
404 : COMEDI_OUTPUT;
405 break;
406
407 default:
408 return -EINVAL;
409 }
410
411 return insn->n;
412}
413
414static int ni_65xx_dio_insn_bits(struct comedi_device *dev,
415 struct comedi_subdevice *s,
416 struct comedi_insn *insn,
417 unsigned int *data)
418{
419 unsigned long base_port = (unsigned long)s->private;
420 unsigned int base_chan = CR_CHAN(insn->chanspec);
421 int last_port_offset = NI_65XX_CHAN_TO_PORT(s->n_chan - 1);
422 unsigned int read_bits = 0;
423 int port_offset;
424
425 for (port_offset = NI_65XX_CHAN_TO_PORT(base_chan);
426 port_offset <= last_port_offset; port_offset++) {
427 unsigned int port = base_port + port_offset;
428 int base_port_channel = NI_65XX_PORT_TO_CHAN(port_offset);
429 unsigned int port_mask, port_data, bits;
430 int bitshift = base_port_channel - base_chan;
431
432 if (bitshift >= 32)
433 break;
434 port_mask = data[0];
435 port_data = data[1];
436 if (bitshift > 0) {
437 port_mask >>= bitshift;
438 port_data >>= bitshift;
439 } else {
440 port_mask <<= -bitshift;
441 port_data <<= -bitshift;
442 }
443 port_mask &= 0xff;
444 port_data &= 0xff;
445
446
447 if (port_mask) {
448 bits = readb(dev->mmio + NI_65XX_IO_DATA_REG(port));
449 bits ^= s->io_bits;
450 bits &= ~port_mask;
451 bits |= (port_data & port_mask);
452 bits ^= s->io_bits;
453 writeb(bits, dev->mmio + NI_65XX_IO_DATA_REG(port));
454 }
455
456
457 bits = readb(dev->mmio + NI_65XX_IO_DATA_REG(port));
458 bits ^= s->io_bits;
459 if (bitshift > 0)
460 bits <<= bitshift;
461 else
462 bits >>= -bitshift;
463
464 read_bits |= bits;
465 }
466 data[1] = read_bits;
467 return insn->n;
468}
469
470static irqreturn_t ni_65xx_interrupt(int irq, void *d)
471{
472 struct comedi_device *dev = d;
473 struct comedi_subdevice *s = dev->read_subdev;
474 unsigned int status;
475 unsigned short val = 0;
476
477 status = readb(dev->mmio + NI_65XX_STATUS_REG);
478 if ((status & NI_65XX_STATUS_INT) == 0)
479 return IRQ_NONE;
480 if ((status & NI_65XX_STATUS_EDGE_INT) == 0)
481 return IRQ_NONE;
482
483 writeb(NI_65XX_CLR_EDGE_INT | NI_65XX_CLR_OVERFLOW_INT,
484 dev->mmio + NI_65XX_CLR_REG);
485
486 comedi_buf_write_samples(s, &val, 1);
487 comedi_handle_events(dev, s);
488
489 return IRQ_HANDLED;
490}
491
492static int ni_65xx_intr_cmdtest(struct comedi_device *dev,
493 struct comedi_subdevice *s,
494 struct comedi_cmd *cmd)
495{
496 int err = 0;
497
498
499
500 err |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW);
501 err |= comedi_check_trigger_src(&cmd->scan_begin_src, TRIG_OTHER);
502 err |= comedi_check_trigger_src(&cmd->convert_src, TRIG_FOLLOW);
503 err |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);
504 err |= comedi_check_trigger_src(&cmd->stop_src, TRIG_COUNT);
505
506 if (err)
507 return 1;
508
509
510
511
512
513
514 err |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);
515 err |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);
516 err |= comedi_check_trigger_arg_is(&cmd->convert_arg, 0);
517 err |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,
518 cmd->chanlist_len);
519 err |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);
520
521 if (err)
522 return 3;
523
524
525
526
527
528 return 0;
529}
530
531static int ni_65xx_intr_cmd(struct comedi_device *dev,
532 struct comedi_subdevice *s)
533{
534 writeb(NI_65XX_CLR_EDGE_INT | NI_65XX_CLR_OVERFLOW_INT,
535 dev->mmio + NI_65XX_CLR_REG);
536 writeb(NI_65XX_CTRL_FALL_EDGE_ENA | NI_65XX_CTRL_RISE_EDGE_ENA |
537 NI_65XX_CTRL_INT_ENA | NI_65XX_CTRL_EDGE_ENA,
538 dev->mmio + NI_65XX_CTRL_REG);
539
540 return 0;
541}
542
543static int ni_65xx_intr_cancel(struct comedi_device *dev,
544 struct comedi_subdevice *s)
545{
546 writeb(0x00, dev->mmio + NI_65XX_CTRL_REG);
547
548 return 0;
549}
550
551static int ni_65xx_intr_insn_bits(struct comedi_device *dev,
552 struct comedi_subdevice *s,
553 struct comedi_insn *insn,
554 unsigned int *data)
555{
556 data[1] = 0;
557 return insn->n;
558}
559
560static int ni_65xx_intr_insn_config(struct comedi_device *dev,
561 struct comedi_subdevice *s,
562 struct comedi_insn *insn,
563 unsigned int *data)
564{
565 switch (data[0]) {
566 case INSN_CONFIG_CHANGE_NOTIFY:
567
568 if (insn->n != 3)
569 return -EINVAL;
570
571
572 ni_65xx_update_edge_detection(dev, 0, data[1], data[2]);
573
574 ni_65xx_update_edge_detection(dev, 32, 0, 0);
575
576 ni_65xx_update_edge_detection(dev, 64, 0, 0);
577 break;
578 case INSN_CONFIG_DIGITAL_TRIG:
579
580 if (data[1] != 0)
581 return -EINVAL;
582
583 switch (data[2]) {
584 case COMEDI_DIGITAL_TRIG_DISABLE:
585 ni_65xx_disable_edge_detection(dev);
586 break;
587 case COMEDI_DIGITAL_TRIG_ENABLE_EDGES:
588
589
590
591
592 ni_65xx_update_edge_detection(dev, data[3],
593 data[4], data[5]);
594 break;
595 default:
596 return -EINVAL;
597 }
598 break;
599 default:
600 return -EINVAL;
601 }
602
603 return insn->n;
604}
605
606
607#define MITE_IODWBSR 0xc0
608#define WENAB BIT(7)
609
610static int ni_65xx_mite_init(struct pci_dev *pcidev)
611{
612 void __iomem *mite_base;
613 u32 main_phys_addr;
614
615
616 mite_base = pci_ioremap_bar(pcidev, 0);
617 if (!mite_base)
618 return -ENOMEM;
619
620
621 main_phys_addr = pci_resource_start(pcidev, 1);
622 writel(main_phys_addr | WENAB, mite_base + MITE_IODWBSR);
623
624
625 iounmap(mite_base);
626 return 0;
627}
628
629static int ni_65xx_auto_attach(struct comedi_device *dev,
630 unsigned long context)
631{
632 struct pci_dev *pcidev = comedi_to_pci_dev(dev);
633 const struct ni_65xx_board *board = NULL;
634 struct comedi_subdevice *s;
635 unsigned int i;
636 int ret;
637
638 if (context < ARRAY_SIZE(ni_65xx_boards))
639 board = &ni_65xx_boards[context];
640 if (!board)
641 return -ENODEV;
642 dev->board_ptr = board;
643 dev->board_name = board->name;
644
645 ret = comedi_pci_enable(dev);
646 if (ret)
647 return ret;
648
649 ret = ni_65xx_mite_init(pcidev);
650 if (ret)
651 return ret;
652
653 dev->mmio = pci_ioremap_bar(pcidev, 1);
654 if (!dev->mmio)
655 return -ENOMEM;
656
657 writeb(NI_65XX_CLR_EDGE_INT | NI_65XX_CLR_OVERFLOW_INT,
658 dev->mmio + NI_65XX_CLR_REG);
659 writeb(0x00, dev->mmio + NI_65XX_CTRL_REG);
660
661 if (pcidev->irq) {
662 ret = request_irq(pcidev->irq, ni_65xx_interrupt, IRQF_SHARED,
663 dev->board_name, dev);
664 if (ret == 0)
665 dev->irq = pcidev->irq;
666 }
667
668 dev_info(dev->class_dev, "board: %s, ID=0x%02x", dev->board_name,
669 readb(dev->mmio + NI_65XX_ID_REG));
670
671 ret = comedi_alloc_subdevices(dev, 4);
672 if (ret)
673 return ret;
674
675 s = &dev->subdevices[0];
676 if (board->num_di_ports) {
677 s->type = COMEDI_SUBD_DI;
678 s->subdev_flags = SDF_READABLE;
679 s->n_chan = NI_65XX_PORT_TO_CHAN(board->num_di_ports);
680 s->maxdata = 1;
681 s->range_table = &range_digital;
682 s->insn_bits = ni_65xx_dio_insn_bits;
683 s->insn_config = ni_65xx_dio_insn_config;
684
685
686 s->private = (void *)0;
687 } else {
688 s->type = COMEDI_SUBD_UNUSED;
689 }
690
691 s = &dev->subdevices[1];
692 if (board->num_do_ports) {
693 s->type = COMEDI_SUBD_DO;
694 s->subdev_flags = SDF_WRITABLE;
695 s->n_chan = NI_65XX_PORT_TO_CHAN(board->num_do_ports);
696 s->maxdata = 1;
697 s->range_table = &range_digital;
698 s->insn_bits = ni_65xx_dio_insn_bits;
699
700
701 s->private = (void *)(unsigned long)board->num_di_ports;
702
703
704
705
706
707
708 if (ni_65xx_legacy_invert_outputs && board->legacy_invert)
709 s->io_bits = 0xff;
710
711
712 for (i = 0; i < board->num_do_ports; ++i) {
713 writeb(s->io_bits,
714 dev->mmio +
715 NI_65XX_IO_DATA_REG(board->num_di_ports + i));
716 }
717 } else {
718 s->type = COMEDI_SUBD_UNUSED;
719 }
720
721 s = &dev->subdevices[2];
722 if (board->num_dio_ports) {
723 s->type = COMEDI_SUBD_DIO;
724 s->subdev_flags = SDF_READABLE | SDF_WRITABLE;
725 s->n_chan = NI_65XX_PORT_TO_CHAN(board->num_dio_ports);
726 s->maxdata = 1;
727 s->range_table = &range_digital;
728 s->insn_bits = ni_65xx_dio_insn_bits;
729 s->insn_config = ni_65xx_dio_insn_config;
730
731
732 s->private = (void *)0;
733
734
735 for (i = 0; i < board->num_dio_ports; ++i) {
736 writeb(NI_65XX_IO_SEL_INPUT,
737 dev->mmio + NI_65XX_IO_SEL_REG(i));
738 }
739 } else {
740 s->type = COMEDI_SUBD_UNUSED;
741 }
742
743 s = &dev->subdevices[3];
744 s->type = COMEDI_SUBD_DI;
745 s->subdev_flags = SDF_READABLE;
746 s->n_chan = 1;
747 s->maxdata = 1;
748 s->range_table = &range_digital;
749 s->insn_bits = ni_65xx_intr_insn_bits;
750 if (dev->irq) {
751 dev->read_subdev = s;
752 s->subdev_flags |= SDF_CMD_READ;
753 s->len_chanlist = 1;
754 s->insn_config = ni_65xx_intr_insn_config;
755 s->do_cmdtest = ni_65xx_intr_cmdtest;
756 s->do_cmd = ni_65xx_intr_cmd;
757 s->cancel = ni_65xx_intr_cancel;
758 }
759
760 ni_65xx_disable_input_filters(dev);
761 ni_65xx_disable_edge_detection(dev);
762
763 return 0;
764}
765
766static void ni_65xx_detach(struct comedi_device *dev)
767{
768 if (dev->mmio)
769 writeb(0x00, dev->mmio + NI_65XX_CTRL_REG);
770 comedi_pci_detach(dev);
771}
772
773static struct comedi_driver ni_65xx_driver = {
774 .driver_name = "ni_65xx",
775 .module = THIS_MODULE,
776 .auto_attach = ni_65xx_auto_attach,
777 .detach = ni_65xx_detach,
778};
779
780static int ni_65xx_pci_probe(struct pci_dev *dev,
781 const struct pci_device_id *id)
782{
783 return comedi_pci_auto_config(dev, &ni_65xx_driver, id->driver_data);
784}
785
786static const struct pci_device_id ni_65xx_pci_table[] = {
787 { PCI_VDEVICE(NI, 0x1710), BOARD_PXI6509 },
788 { PCI_VDEVICE(NI, 0x7085), BOARD_PCI6509 },
789 { PCI_VDEVICE(NI, 0x7086), BOARD_PXI6528 },
790 { PCI_VDEVICE(NI, 0x7087), BOARD_PCI6515 },
791 { PCI_VDEVICE(NI, 0x7088), BOARD_PCI6514 },
792 { PCI_VDEVICE(NI, 0x70a9), BOARD_PCI6528 },
793 { PCI_VDEVICE(NI, 0x70c3), BOARD_PCI6511 },
794 { PCI_VDEVICE(NI, 0x70c8), BOARD_PCI6513 },
795 { PCI_VDEVICE(NI, 0x70c9), BOARD_PXI6515 },
796 { PCI_VDEVICE(NI, 0x70cc), BOARD_PCI6512 },
797 { PCI_VDEVICE(NI, 0x70cd), BOARD_PXI6514 },
798 { PCI_VDEVICE(NI, 0x70d1), BOARD_PXI6513 },
799 { PCI_VDEVICE(NI, 0x70d2), BOARD_PXI6512 },
800 { PCI_VDEVICE(NI, 0x70d3), BOARD_PXI6511 },
801 { PCI_VDEVICE(NI, 0x7124), BOARD_PCI6510 },
802 { PCI_VDEVICE(NI, 0x7125), BOARD_PCI6516 },
803 { PCI_VDEVICE(NI, 0x7126), BOARD_PCI6517 },
804 { PCI_VDEVICE(NI, 0x7127), BOARD_PCI6518 },
805 { PCI_VDEVICE(NI, 0x7128), BOARD_PCI6519 },
806 { PCI_VDEVICE(NI, 0x718b), BOARD_PCI6521 },
807 { PCI_VDEVICE(NI, 0x718c), BOARD_PXI6521 },
808 { PCI_VDEVICE(NI, 0x71c5), BOARD_PCI6520 },
809 { 0 }
810};
811MODULE_DEVICE_TABLE(pci, ni_65xx_pci_table);
812
813static struct pci_driver ni_65xx_pci_driver = {
814 .name = "ni_65xx",
815 .id_table = ni_65xx_pci_table,
816 .probe = ni_65xx_pci_probe,
817 .remove = comedi_pci_auto_unconfig,
818};
819module_comedi_pci_driver(ni_65xx_driver, ni_65xx_pci_driver);
820
821MODULE_AUTHOR("Comedi https://www.comedi.org");
822MODULE_DESCRIPTION("Comedi driver for NI PCI-65xx static dio boards");
823MODULE_LICENSE("GPL");
824
