1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#include <linux/delay.h>
27#include <linux/slab.h>
28
29#include "reg_helper.h"
30
31#include "core_types.h"
32#include "link_encoder.h"
33#include "dcn10_link_encoder.h"
34#include "stream_encoder.h"
35#include "i2caux_interface.h"
36#include "dc_bios_types.h"
37
38#include "gpio_service_interface.h"
39
40#define CTX \
41 enc10->base.ctx
42#define DC_LOGGER \
43 enc10->base.ctx->logger
44
45#define REG(reg)\
46 (enc10->link_regs->reg)
47
48#undef FN
49#define FN(reg_name, field_name) \
50 enc10->link_shift->field_name, enc10->link_mask->field_name
51
52
53
54
55
56
57
58#define DCN10_DIG_FE_SOURCE_SELECT_INVALID 0x0
59#define DCN10_DIG_FE_SOURCE_SELECT_DIGA 0x1
60#define DCN10_DIG_FE_SOURCE_SELECT_DIGB 0x2
61#define DCN10_DIG_FE_SOURCE_SELECT_DIGC 0x4
62#define DCN10_DIG_FE_SOURCE_SELECT_DIGD 0x08
63#define DCN10_DIG_FE_SOURCE_SELECT_DIGE 0x10
64#define DCN10_DIG_FE_SOURCE_SELECT_DIGF 0x20
65#define DCN10_DIG_FE_SOURCE_SELECT_DIGG 0x40
66
67enum {
68 DP_MST_UPDATE_MAX_RETRY = 50
69};
70
71static const struct link_encoder_funcs dcn10_lnk_enc_funcs = {
72 .validate_output_with_stream =
73 dcn10_link_encoder_validate_output_with_stream,
74 .hw_init = dcn10_link_encoder_hw_init,
75 .setup = dcn10_link_encoder_setup,
76 .enable_tmds_output = dcn10_link_encoder_enable_tmds_output,
77 .enable_dp_output = dcn10_link_encoder_enable_dp_output,
78 .enable_dp_mst_output = dcn10_link_encoder_enable_dp_mst_output,
79 .disable_output = dcn10_link_encoder_disable_output,
80 .dp_set_lane_settings = dcn10_link_encoder_dp_set_lane_settings,
81 .dp_set_phy_pattern = dcn10_link_encoder_dp_set_phy_pattern,
82 .update_mst_stream_allocation_table =
83 dcn10_link_encoder_update_mst_stream_allocation_table,
84 .psr_program_dp_dphy_fast_training =
85 dcn10_psr_program_dp_dphy_fast_training,
86 .psr_program_secondary_packet = dcn10_psr_program_secondary_packet,
87 .connect_dig_be_to_fe = dcn10_link_encoder_connect_dig_be_to_fe,
88 .enable_hpd = dcn10_link_encoder_enable_hpd,
89 .disable_hpd = dcn10_link_encoder_disable_hpd,
90 .is_dig_enabled = dcn10_is_dig_enabled,
91 .get_dig_frontend = dcn10_get_dig_frontend,
92 .get_dig_mode = dcn10_get_dig_mode,
93 .destroy = dcn10_link_encoder_destroy,
94 .get_max_link_cap = dcn10_link_encoder_get_max_link_cap,
95};
96
97static enum bp_result link_transmitter_control(
98 struct dcn10_link_encoder *enc10,
99 struct bp_transmitter_control *cntl)
100{
101 enum bp_result result;
102 struct dc_bios *bp = enc10->base.ctx->dc_bios;
103
104 result = bp->funcs->transmitter_control(bp, cntl);
105
106 return result;
107}
108
109static void enable_phy_bypass_mode(
110 struct dcn10_link_encoder *enc10,
111 bool enable)
112{
113
114
115
116 REG_UPDATE(DP_DPHY_CNTL, DPHY_BYPASS, enable);
117
118}
119
120static void disable_prbs_symbols(
121 struct dcn10_link_encoder *enc10,
122 bool disable)
123{
124
125
126
127 REG_UPDATE_4(DP_DPHY_CNTL,
128 DPHY_ATEST_SEL_LANE0, disable,
129 DPHY_ATEST_SEL_LANE1, disable,
130 DPHY_ATEST_SEL_LANE2, disable,
131 DPHY_ATEST_SEL_LANE3, disable);
132}
133
134static void disable_prbs_mode(
135 struct dcn10_link_encoder *enc10)
136{
137 REG_UPDATE(DP_DPHY_PRBS_CNTL, DPHY_PRBS_EN, 0);
138}
139
140static void program_pattern_symbols(
141 struct dcn10_link_encoder *enc10,
142 uint16_t pattern_symbols[8])
143{
144
145
146
147 REG_SET_3(DP_DPHY_SYM0, 0,
148 DPHY_SYM1, pattern_symbols[0],
149 DPHY_SYM2, pattern_symbols[1],
150 DPHY_SYM3, pattern_symbols[2]);
151
152
153
154
155 REG_SET_3(DP_DPHY_SYM1, 0,
156 DPHY_SYM4, pattern_symbols[3],
157 DPHY_SYM5, pattern_symbols[4],
158 DPHY_SYM6, pattern_symbols[5]);
159
160
161
162
163 REG_SET_2(DP_DPHY_SYM2, 0,
164 DPHY_SYM7, pattern_symbols[6],
165 DPHY_SYM8, pattern_symbols[7]);
166}
167
168static void set_dp_phy_pattern_d102(
169 struct dcn10_link_encoder *enc10)
170{
171
172 enable_phy_bypass_mode(enc10, false);
173
174
175
176
177
178
179 disable_prbs_symbols(enc10, true);
180
181
182 disable_prbs_mode(enc10);
183
184
185 {
186 uint16_t pattern_symbols[8] = {
187 0x2AA, 0x2AA, 0x2AA, 0x2AA,
188 0x2AA, 0x2AA, 0x2AA, 0x2AA
189 };
190
191 program_pattern_symbols(enc10, pattern_symbols);
192 }
193
194
195
196 enable_phy_bypass_mode(enc10, true);
197}
198
199static void set_link_training_complete(
200 struct dcn10_link_encoder *enc10,
201 bool complete)
202{
203
204
205
206 REG_UPDATE(DP_LINK_CNTL, DP_LINK_TRAINING_COMPLETE, complete);
207
208}
209
210void dcn10_link_encoder_set_dp_phy_pattern_training_pattern(
211 struct link_encoder *enc,
212 uint32_t index)
213{
214 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
215
216
217 REG_WRITE(DP_DPHY_TRAINING_PATTERN_SEL, index);
218
219
220
221 set_link_training_complete(enc10, false);
222
223
224
225 enable_phy_bypass_mode(enc10, false);
226
227
228 disable_prbs_mode(enc10);
229}
230
231static void setup_panel_mode(
232 struct dcn10_link_encoder *enc10,
233 enum dp_panel_mode panel_mode)
234{
235 uint32_t value;
236
237 if (!REG(DP_DPHY_INTERNAL_CTRL))
238 return;
239
240 value = REG_READ(DP_DPHY_INTERNAL_CTRL);
241
242 switch (panel_mode) {
243 case DP_PANEL_MODE_EDP:
244 value = 0x1;
245 break;
246 case DP_PANEL_MODE_SPECIAL:
247 value = 0x11;
248 break;
249 default:
250 value = 0x0;
251 break;
252 }
253
254 REG_WRITE(DP_DPHY_INTERNAL_CTRL, value);
255}
256
257static void set_dp_phy_pattern_symbol_error(
258 struct dcn10_link_encoder *enc10)
259{
260
261 enable_phy_bypass_mode(enc10, false);
262
263
264 setup_panel_mode(enc10, DP_PANEL_MODE_DEFAULT);
265
266
267
268
269 disable_prbs_symbols(enc10, false);
270
271
272 REG_UPDATE_2(DP_DPHY_PRBS_CNTL,
273 DPHY_PRBS_SEL, 1,
274 DPHY_PRBS_EN, 1);
275
276
277 enable_phy_bypass_mode(enc10, true);
278}
279
280static void set_dp_phy_pattern_prbs7(
281 struct dcn10_link_encoder *enc10)
282{
283
284 enable_phy_bypass_mode(enc10, false);
285
286
287
288
289 disable_prbs_symbols(enc10, false);
290
291
292 REG_UPDATE_2(DP_DPHY_PRBS_CNTL,
293 DPHY_PRBS_SEL, 0,
294 DPHY_PRBS_EN, 1);
295
296
297 enable_phy_bypass_mode(enc10, true);
298}
299
300static void set_dp_phy_pattern_80bit_custom(
301 struct dcn10_link_encoder *enc10,
302 const uint8_t *pattern)
303{
304
305 enable_phy_bypass_mode(enc10, false);
306
307
308
309 disable_prbs_symbols(enc10, true);
310
311
312
313
314 enable_phy_bypass_mode(enc10, true);
315
316
317 {
318 uint16_t pattern_symbols[8];
319
320 pattern_symbols[0] =
321 ((pattern[1] & 0x03) << 8) | pattern[0];
322 pattern_symbols[1] =
323 ((pattern[2] & 0x0f) << 6) | ((pattern[1] >> 2) & 0x3f);
324 pattern_symbols[2] =
325 ((pattern[3] & 0x3f) << 4) | ((pattern[2] >> 4) & 0x0f);
326 pattern_symbols[3] =
327 (pattern[4] << 2) | ((pattern[3] >> 6) & 0x03);
328 pattern_symbols[4] =
329 ((pattern[6] & 0x03) << 8) | pattern[5];
330 pattern_symbols[5] =
331 ((pattern[7] & 0x0f) << 6) | ((pattern[6] >> 2) & 0x3f);
332 pattern_symbols[6] =
333 ((pattern[8] & 0x3f) << 4) | ((pattern[7] >> 4) & 0x0f);
334 pattern_symbols[7] =
335 (pattern[9] << 2) | ((pattern[8] >> 6) & 0x03);
336
337 program_pattern_symbols(enc10, pattern_symbols);
338 }
339
340
341
342 enable_phy_bypass_mode(enc10, true);
343}
344
345static void set_dp_phy_pattern_hbr2_compliance_cp2520_2(
346 struct dcn10_link_encoder *enc10,
347 unsigned int cp2520_pattern)
348{
349
350
351
352
353
354
355
356
357
358
359
360
361 enable_phy_bypass_mode(enc10, false);
362
363
364 enc10->base.funcs->setup(&enc10->base, SIGNAL_TYPE_DISPLAY_PORT);
365
366
367 setup_panel_mode(enc10, DP_PANEL_MODE_DEFAULT);
368
369
370
371
372
373 REG_UPDATE_3(DP_LINK_FRAMING_CNTL,
374 DP_IDLE_BS_INTERVAL, 0xFC,
375 DP_VBID_DISABLE, 1,
376 DP_VID_ENHANCED_FRAME_MODE, 1);
377
378
379 REG_UPDATE(DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_BS_COUNT, 0);
380
381
382 if (REG(DP_DPHY_HBR2_PATTERN_CONTROL))
383 REG_UPDATE(DP_DPHY_HBR2_PATTERN_CONTROL,
384 DP_DPHY_HBR2_PATTERN_CONTROL, cp2520_pattern);
385 else
386
387 ASSERT(cp2520_pattern == 2);
388
389
390 set_link_training_complete(enc10, true);
391
392
393 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, 0);
394
395
396 enable_phy_bypass_mode(enc10, false);
397}
398
399static void set_dp_phy_pattern_passthrough_mode(
400 struct dcn10_link_encoder *enc10,
401 enum dp_panel_mode panel_mode)
402{
403
404 setup_panel_mode(enc10, panel_mode);
405
406
407
408
409 REG_UPDATE_3(DP_LINK_FRAMING_CNTL,
410 DP_IDLE_BS_INTERVAL, 0x2000,
411 DP_VBID_DISABLE, 0,
412 DP_VID_ENHANCED_FRAME_MODE, 1);
413
414 REG_UPDATE(DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_BS_COUNT, 0x1FF);
415
416
417 set_link_training_complete(enc10, true);
418
419
420 enable_phy_bypass_mode(enc10, false);
421
422
423 disable_prbs_mode(enc10);
424}
425
426
427static uint8_t get_frontend_source(
428 enum engine_id engine)
429{
430 switch (engine) {
431 case ENGINE_ID_DIGA:
432 return DCN10_DIG_FE_SOURCE_SELECT_DIGA;
433 case ENGINE_ID_DIGB:
434 return DCN10_DIG_FE_SOURCE_SELECT_DIGB;
435 case ENGINE_ID_DIGC:
436 return DCN10_DIG_FE_SOURCE_SELECT_DIGC;
437 case ENGINE_ID_DIGD:
438 return DCN10_DIG_FE_SOURCE_SELECT_DIGD;
439 case ENGINE_ID_DIGE:
440 return DCN10_DIG_FE_SOURCE_SELECT_DIGE;
441 case ENGINE_ID_DIGF:
442 return DCN10_DIG_FE_SOURCE_SELECT_DIGF;
443 case ENGINE_ID_DIGG:
444 return DCN10_DIG_FE_SOURCE_SELECT_DIGG;
445 default:
446 ASSERT_CRITICAL(false);
447 return DCN10_DIG_FE_SOURCE_SELECT_INVALID;
448 }
449}
450
451unsigned int dcn10_get_dig_frontend(struct link_encoder *enc)
452{
453 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
454 int32_t value;
455 enum engine_id result;
456
457 REG_GET(DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, &value);
458
459 switch (value) {
460 case DCN10_DIG_FE_SOURCE_SELECT_DIGA:
461 result = ENGINE_ID_DIGA;
462 break;
463 case DCN10_DIG_FE_SOURCE_SELECT_DIGB:
464 result = ENGINE_ID_DIGB;
465 break;
466 case DCN10_DIG_FE_SOURCE_SELECT_DIGC:
467 result = ENGINE_ID_DIGC;
468 break;
469 case DCN10_DIG_FE_SOURCE_SELECT_DIGD:
470 result = ENGINE_ID_DIGD;
471 break;
472 case DCN10_DIG_FE_SOURCE_SELECT_DIGE:
473 result = ENGINE_ID_DIGE;
474 break;
475 case DCN10_DIG_FE_SOURCE_SELECT_DIGF:
476 result = ENGINE_ID_DIGF;
477 break;
478 case DCN10_DIG_FE_SOURCE_SELECT_DIGG:
479 result = ENGINE_ID_DIGG;
480 break;
481 default:
482
483 result = ENGINE_ID_UNKNOWN;
484 }
485
486 return result;
487
488}
489
490void enc1_configure_encoder(
491 struct dcn10_link_encoder *enc10,
492 const struct dc_link_settings *link_settings)
493{
494
495 REG_SET(DP_CONFIG, 0,
496 DP_UDI_LANES, link_settings->lane_count - LANE_COUNT_ONE);
497
498
499 REG_UPDATE(DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_ADVANCE, 1);
500}
501
502void dcn10_psr_program_dp_dphy_fast_training(struct link_encoder *enc,
503 bool exit_link_training_required)
504{
505 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
506
507 if (exit_link_training_required)
508 REG_UPDATE(DP_DPHY_FAST_TRAINING,
509 DPHY_RX_FAST_TRAINING_CAPABLE, 1);
510 else {
511 REG_UPDATE(DP_DPHY_FAST_TRAINING,
512 DPHY_RX_FAST_TRAINING_CAPABLE, 0);
513
514
515
516
517
518
519
520
521
522 REG_UPDATE(DP_DPHY_BS_SR_SWAP_CNTL, DPHY_LOAD_BS_COUNT, 0x5);
523 }
524}
525
526void dcn10_psr_program_secondary_packet(struct link_encoder *enc,
527 unsigned int sdp_transmit_line_num_deadline)
528{
529 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
530
531 REG_UPDATE_2(DP_SEC_CNTL1,
532 DP_SEC_GSP0_LINE_NUM, sdp_transmit_line_num_deadline,
533 DP_SEC_GSP0_PRIORITY, 1);
534}
535
536bool dcn10_is_dig_enabled(struct link_encoder *enc)
537{
538 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
539 uint32_t value;
540
541 REG_GET(DIG_BE_EN_CNTL, DIG_ENABLE, &value);
542 return value;
543}
544
545static void link_encoder_disable(struct dcn10_link_encoder *enc10)
546{
547
548 REG_SET(DP_DPHY_TRAINING_PATTERN_SEL, 0,
549 DPHY_TRAINING_PATTERN_SEL, 0);
550
551
552 REG_UPDATE(DP_LINK_CNTL, DP_LINK_TRAINING_COMPLETE, 0);
553
554
555 setup_panel_mode(enc10, DP_PANEL_MODE_DEFAULT);
556}
557
558static void hpd_initialize(
559 struct dcn10_link_encoder *enc10)
560{
561
562 enum hpd_source_id hpd_source = enc10->base.hpd_source;
563
564 REG_UPDATE(DIG_BE_CNTL, DIG_HPD_SELECT, hpd_source);
565}
566
567bool dcn10_link_encoder_validate_dvi_output(
568 const struct dcn10_link_encoder *enc10,
569 enum signal_type connector_signal,
570 enum signal_type signal,
571 const struct dc_crtc_timing *crtc_timing)
572{
573 uint32_t max_pixel_clock = TMDS_MAX_PIXEL_CLOCK;
574
575 if (signal == SIGNAL_TYPE_DVI_DUAL_LINK)
576 max_pixel_clock *= 2;
577
578
579
580
581 if (connector_signal != SIGNAL_TYPE_DVI_DUAL_LINK &&
582 connector_signal != SIGNAL_TYPE_DVI_SINGLE_LINK)
583 max_pixel_clock = enc10->base.features.max_hdmi_pixel_clock;
584
585
586 if (crtc_timing->pixel_encoding != PIXEL_ENCODING_RGB)
587 return false;
588
589
590 if ((connector_signal == SIGNAL_TYPE_DVI_SINGLE_LINK ||
591 connector_signal == SIGNAL_TYPE_HDMI_TYPE_A) &&
592 signal != SIGNAL_TYPE_HDMI_TYPE_A &&
593 crtc_timing->pix_clk_100hz > (TMDS_MAX_PIXEL_CLOCK * 10))
594 return false;
595 if (crtc_timing->pix_clk_100hz < (TMDS_MIN_PIXEL_CLOCK * 10))
596 return false;
597
598 if (crtc_timing->pix_clk_100hz > (max_pixel_clock * 10))
599 return false;
600
601
602 switch (crtc_timing->display_color_depth) {
603 case COLOR_DEPTH_666:
604 case COLOR_DEPTH_888:
605 break;
606 case COLOR_DEPTH_101010:
607 case COLOR_DEPTH_161616:
608 if (signal != SIGNAL_TYPE_DVI_DUAL_LINK)
609 return false;
610 break;
611 default:
612 return false;
613 }
614
615 return true;
616}
617
618static bool dcn10_link_encoder_validate_hdmi_output(
619 const struct dcn10_link_encoder *enc10,
620 const struct dc_crtc_timing *crtc_timing,
621 const struct dc_edid_caps *edid_caps,
622 int adjusted_pix_clk_100hz)
623{
624 enum dc_color_depth max_deep_color =
625 enc10->base.features.max_hdmi_deep_color;
626
627
628 if (edid_caps->max_tmds_clk_mhz != 0 &&
629 adjusted_pix_clk_100hz > edid_caps->max_tmds_clk_mhz * 10000)
630 return false;
631
632 if (max_deep_color < crtc_timing->display_color_depth)
633 return false;
634
635 if (crtc_timing->display_color_depth < COLOR_DEPTH_888)
636 return false;
637 if (adjusted_pix_clk_100hz < (TMDS_MIN_PIXEL_CLOCK * 10))
638 return false;
639
640 if ((adjusted_pix_clk_100hz == 0) ||
641 (adjusted_pix_clk_100hz > (enc10->base.features.max_hdmi_pixel_clock * 10)))
642 return false;
643
644
645 if (!enc10->base.features.hdmi_ycbcr420_supported &&
646 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420)
647 return false;
648
649 if (!enc10->base.features.flags.bits.HDMI_6GB_EN &&
650 adjusted_pix_clk_100hz >= 3000000)
651 return false;
652 if (enc10->base.ctx->dc->debug.hdmi20_disable &&
653 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420)
654 return false;
655 return true;
656}
657
658bool dcn10_link_encoder_validate_dp_output(
659 const struct dcn10_link_encoder *enc10,
660 const struct dc_crtc_timing *crtc_timing)
661{
662 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420) {
663 if (!enc10->base.features.dp_ycbcr420_supported)
664 return false;
665 }
666
667 return true;
668}
669
670void dcn10_link_encoder_construct(
671 struct dcn10_link_encoder *enc10,
672 const struct encoder_init_data *init_data,
673 const struct encoder_feature_support *enc_features,
674 const struct dcn10_link_enc_registers *link_regs,
675 const struct dcn10_link_enc_aux_registers *aux_regs,
676 const struct dcn10_link_enc_hpd_registers *hpd_regs,
677 const struct dcn10_link_enc_shift *link_shift,
678 const struct dcn10_link_enc_mask *link_mask)
679{
680 struct bp_encoder_cap_info bp_cap_info = {0};
681 const struct dc_vbios_funcs *bp_funcs = init_data->ctx->dc_bios->funcs;
682 enum bp_result result = BP_RESULT_OK;
683
684 enc10->base.funcs = &dcn10_lnk_enc_funcs;
685 enc10->base.ctx = init_data->ctx;
686 enc10->base.id = init_data->encoder;
687
688 enc10->base.hpd_source = init_data->hpd_source;
689 enc10->base.connector = init_data->connector;
690
691 enc10->base.preferred_engine = ENGINE_ID_UNKNOWN;
692
693 enc10->base.features = *enc_features;
694
695 enc10->base.transmitter = init_data->transmitter;
696
697
698
699
700
701
702
703
704
705
706 enc10->base.output_signals =
707 SIGNAL_TYPE_DVI_SINGLE_LINK |
708 SIGNAL_TYPE_DVI_DUAL_LINK |
709 SIGNAL_TYPE_LVDS |
710 SIGNAL_TYPE_DISPLAY_PORT |
711 SIGNAL_TYPE_DISPLAY_PORT_MST |
712 SIGNAL_TYPE_EDP |
713 SIGNAL_TYPE_HDMI_TYPE_A;
714
715
716
717
718
719
720
721
722
723
724
725
726 enc10->link_regs = link_regs;
727 enc10->aux_regs = aux_regs;
728 enc10->hpd_regs = hpd_regs;
729 enc10->link_shift = link_shift;
730 enc10->link_mask = link_mask;
731
732 switch (enc10->base.transmitter) {
733 case TRANSMITTER_UNIPHY_A:
734 enc10->base.preferred_engine = ENGINE_ID_DIGA;
735 break;
736 case TRANSMITTER_UNIPHY_B:
737 enc10->base.preferred_engine = ENGINE_ID_DIGB;
738 break;
739 case TRANSMITTER_UNIPHY_C:
740 enc10->base.preferred_engine = ENGINE_ID_DIGC;
741 break;
742 case TRANSMITTER_UNIPHY_D:
743 enc10->base.preferred_engine = ENGINE_ID_DIGD;
744 break;
745 case TRANSMITTER_UNIPHY_E:
746 enc10->base.preferred_engine = ENGINE_ID_DIGE;
747 break;
748 case TRANSMITTER_UNIPHY_F:
749 enc10->base.preferred_engine = ENGINE_ID_DIGF;
750 break;
751 case TRANSMITTER_UNIPHY_G:
752 enc10->base.preferred_engine = ENGINE_ID_DIGG;
753 break;
754 default:
755 ASSERT_CRITICAL(false);
756 enc10->base.preferred_engine = ENGINE_ID_UNKNOWN;
757 }
758
759
760 enc10->base.features.flags.bits.HDMI_6GB_EN = 1;
761
762 result = bp_funcs->get_encoder_cap_info(enc10->base.ctx->dc_bios,
763 enc10->base.id, &bp_cap_info);
764
765
766 if (result == BP_RESULT_OK) {
767 enc10->base.features.flags.bits.IS_HBR2_CAPABLE =
768 bp_cap_info.DP_HBR2_EN;
769 enc10->base.features.flags.bits.IS_HBR3_CAPABLE =
770 bp_cap_info.DP_HBR3_EN;
771 enc10->base.features.flags.bits.HDMI_6GB_EN = bp_cap_info.HDMI_6GB_EN;
772 enc10->base.features.flags.bits.DP_IS_USB_C =
773 bp_cap_info.DP_IS_USB_C;
774 } else {
775 DC_LOG_WARNING("%s: Failed to get encoder_cap_info from VBIOS with error code %d!\n",
776 __func__,
777 result);
778 }
779 if (enc10->base.ctx->dc->debug.hdmi20_disable) {
780 enc10->base.features.flags.bits.HDMI_6GB_EN = 0;
781 }
782}
783
784bool dcn10_link_encoder_validate_output_with_stream(
785 struct link_encoder *enc,
786 const struct dc_stream_state *stream)
787{
788 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
789 bool is_valid;
790
791
792 if (stream->sink->edid_caps.panel_patch.skip_scdc_overwrite &&
793 enc10->base.features.max_hdmi_pixel_clock > 300000)
794 enc10->base.features.max_hdmi_pixel_clock = 300000;
795
796 switch (stream->signal) {
797 case SIGNAL_TYPE_DVI_SINGLE_LINK:
798 case SIGNAL_TYPE_DVI_DUAL_LINK:
799 is_valid = dcn10_link_encoder_validate_dvi_output(
800 enc10,
801 stream->link->connector_signal,
802 stream->signal,
803 &stream->timing);
804 break;
805 case SIGNAL_TYPE_HDMI_TYPE_A:
806 is_valid = dcn10_link_encoder_validate_hdmi_output(
807 enc10,
808 &stream->timing,
809 &stream->sink->edid_caps,
810 stream->phy_pix_clk * 10);
811 break;
812 case SIGNAL_TYPE_DISPLAY_PORT:
813 case SIGNAL_TYPE_DISPLAY_PORT_MST:
814 is_valid = dcn10_link_encoder_validate_dp_output(
815 enc10, &stream->timing);
816 break;
817 case SIGNAL_TYPE_EDP:
818 is_valid = (stream->timing.pixel_encoding == PIXEL_ENCODING_RGB) ? true : false;
819 break;
820 case SIGNAL_TYPE_VIRTUAL:
821 is_valid = true;
822 break;
823 default:
824 is_valid = false;
825 break;
826 }
827
828 return is_valid;
829}
830
831void dcn10_link_encoder_hw_init(
832 struct link_encoder *enc)
833{
834 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
835 struct bp_transmitter_control cntl = { 0 };
836 enum bp_result result;
837
838 cntl.action = TRANSMITTER_CONTROL_INIT;
839 cntl.engine_id = ENGINE_ID_UNKNOWN;
840 cntl.transmitter = enc10->base.transmitter;
841 cntl.connector_obj_id = enc10->base.connector;
842 cntl.lanes_number = LANE_COUNT_FOUR;
843 cntl.coherent = false;
844 cntl.hpd_sel = enc10->base.hpd_source;
845
846 if (enc10->base.connector.id == CONNECTOR_ID_EDP)
847 cntl.signal = SIGNAL_TYPE_EDP;
848
849 result = link_transmitter_control(enc10, &cntl);
850
851 if (result != BP_RESULT_OK) {
852 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",
853 __func__);
854 BREAK_TO_DEBUGGER();
855 return;
856 }
857
858 if (enc10->base.connector.id == CONNECTOR_ID_LVDS) {
859 cntl.action = TRANSMITTER_CONTROL_BACKLIGHT_BRIGHTNESS;
860
861 result = link_transmitter_control(enc10, &cntl);
862
863 ASSERT(result == BP_RESULT_OK);
864
865 }
866 dcn10_aux_initialize(enc10);
867
868
869
870
871
872
873
874 hpd_initialize(enc10);
875}
876
877void dcn10_link_encoder_destroy(struct link_encoder **enc)
878{
879 kfree(TO_DCN10_LINK_ENC(*enc));
880 *enc = NULL;
881}
882
883void dcn10_link_encoder_setup(
884 struct link_encoder *enc,
885 enum signal_type signal)
886{
887 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
888
889 switch (signal) {
890 case SIGNAL_TYPE_EDP:
891 case SIGNAL_TYPE_DISPLAY_PORT:
892
893 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 0);
894 break;
895 case SIGNAL_TYPE_LVDS:
896
897 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 1);
898 break;
899 case SIGNAL_TYPE_DVI_SINGLE_LINK:
900 case SIGNAL_TYPE_DVI_DUAL_LINK:
901
902 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 2);
903 break;
904 case SIGNAL_TYPE_HDMI_TYPE_A:
905
906 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 3);
907 break;
908 case SIGNAL_TYPE_DISPLAY_PORT_MST:
909
910 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 5);
911 break;
912 default:
913 ASSERT_CRITICAL(false);
914
915 break;
916 }
917
918}
919
920
921void dcn10_link_encoder_enable_tmds_output(
922 struct link_encoder *enc,
923 enum clock_source_id clock_source,
924 enum dc_color_depth color_depth,
925 enum signal_type signal,
926 uint32_t pixel_clock)
927{
928 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
929 struct bp_transmitter_control cntl = { 0 };
930 enum bp_result result;
931
932
933
934 cntl.action = TRANSMITTER_CONTROL_ENABLE;
935 cntl.engine_id = enc->preferred_engine;
936 cntl.transmitter = enc10->base.transmitter;
937 cntl.pll_id = clock_source;
938 cntl.signal = signal;
939 if (cntl.signal == SIGNAL_TYPE_DVI_DUAL_LINK)
940 cntl.lanes_number = 8;
941 else
942 cntl.lanes_number = 4;
943
944 cntl.hpd_sel = enc10->base.hpd_source;
945
946 cntl.pixel_clock = pixel_clock;
947 cntl.color_depth = color_depth;
948
949 result = link_transmitter_control(enc10, &cntl);
950
951 if (result != BP_RESULT_OK) {
952 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",
953 __func__);
954 BREAK_TO_DEBUGGER();
955 }
956}
957
958void dcn10_link_encoder_enable_tmds_output_with_clk_pattern_wa(
959 struct link_encoder *enc,
960 enum clock_source_id clock_source,
961 enum dc_color_depth color_depth,
962 enum signal_type signal,
963 uint32_t pixel_clock)
964{
965 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
966
967 dcn10_link_encoder_enable_tmds_output(
968 enc, clock_source, color_depth, signal, pixel_clock);
969
970 REG_UPDATE(DIG_CLOCK_PATTERN, DIG_CLOCK_PATTERN, 0x1F);
971}
972
973
974void dcn10_link_encoder_enable_dp_output(
975 struct link_encoder *enc,
976 const struct dc_link_settings *link_settings,
977 enum clock_source_id clock_source)
978{
979 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
980 struct bp_transmitter_control cntl = { 0 };
981 enum bp_result result;
982
983
984
985
986
987
988
989 enc1_configure_encoder(enc10, link_settings);
990
991 cntl.action = TRANSMITTER_CONTROL_ENABLE;
992 cntl.engine_id = enc->preferred_engine;
993 cntl.transmitter = enc10->base.transmitter;
994 cntl.pll_id = clock_source;
995 cntl.signal = SIGNAL_TYPE_DISPLAY_PORT;
996 cntl.lanes_number = link_settings->lane_count;
997 cntl.hpd_sel = enc10->base.hpd_source;
998 cntl.pixel_clock = link_settings->link_rate
999 * LINK_RATE_REF_FREQ_IN_KHZ;
1000
1001 cntl.color_depth = COLOR_DEPTH_UNDEFINED;
1002
1003 result = link_transmitter_control(enc10, &cntl);
1004
1005 if (result != BP_RESULT_OK) {
1006 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",
1007 __func__);
1008 BREAK_TO_DEBUGGER();
1009 }
1010}
1011
1012
1013void dcn10_link_encoder_enable_dp_mst_output(
1014 struct link_encoder *enc,
1015 const struct dc_link_settings *link_settings,
1016 enum clock_source_id clock_source)
1017{
1018 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1019 struct bp_transmitter_control cntl = { 0 };
1020 enum bp_result result;
1021
1022
1023
1024
1025
1026
1027
1028 enc1_configure_encoder(enc10, link_settings);
1029
1030 cntl.action = TRANSMITTER_CONTROL_ENABLE;
1031 cntl.engine_id = ENGINE_ID_UNKNOWN;
1032 cntl.transmitter = enc10->base.transmitter;
1033 cntl.pll_id = clock_source;
1034 cntl.signal = SIGNAL_TYPE_DISPLAY_PORT_MST;
1035 cntl.lanes_number = link_settings->lane_count;
1036 cntl.hpd_sel = enc10->base.hpd_source;
1037 cntl.pixel_clock = link_settings->link_rate
1038 * LINK_RATE_REF_FREQ_IN_KHZ;
1039
1040 cntl.color_depth = COLOR_DEPTH_UNDEFINED;
1041
1042 result = link_transmitter_control(enc10, &cntl);
1043
1044 if (result != BP_RESULT_OK) {
1045 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",
1046 __func__);
1047 BREAK_TO_DEBUGGER();
1048 }
1049}
1050
1051
1052
1053
1054void dcn10_link_encoder_disable_output(
1055 struct link_encoder *enc,
1056 enum signal_type signal)
1057{
1058 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1059 struct bp_transmitter_control cntl = { 0 };
1060 enum bp_result result;
1061
1062 if (!dcn10_is_dig_enabled(enc)) {
1063
1064
1065
1066 return;
1067 }
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081 cntl.action = TRANSMITTER_CONTROL_DISABLE;
1082 cntl.transmitter = enc10->base.transmitter;
1083 cntl.hpd_sel = enc10->base.hpd_source;
1084 cntl.signal = signal;
1085 cntl.connector_obj_id = enc10->base.connector;
1086
1087 result = link_transmitter_control(enc10, &cntl);
1088
1089 if (result != BP_RESULT_OK) {
1090 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",
1091 __func__);
1092 BREAK_TO_DEBUGGER();
1093 return;
1094 }
1095
1096
1097 if (dc_is_dp_signal(signal))
1098 link_encoder_disable(enc10);
1099}
1100
1101void dcn10_link_encoder_dp_set_lane_settings(
1102 struct link_encoder *enc,
1103 const struct link_training_settings *link_settings)
1104{
1105 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1106 union dpcd_training_lane_set training_lane_set = { { 0 } };
1107 int32_t lane = 0;
1108 struct bp_transmitter_control cntl = { 0 };
1109
1110 if (!link_settings) {
1111 BREAK_TO_DEBUGGER();
1112 return;
1113 }
1114
1115 cntl.action = TRANSMITTER_CONTROL_SET_VOLTAGE_AND_PREEMPASIS;
1116 cntl.transmitter = enc10->base.transmitter;
1117 cntl.connector_obj_id = enc10->base.connector;
1118 cntl.lanes_number = link_settings->link_settings.lane_count;
1119 cntl.hpd_sel = enc10->base.hpd_source;
1120 cntl.pixel_clock = link_settings->link_settings.link_rate *
1121 LINK_RATE_REF_FREQ_IN_KHZ;
1122
1123 for (lane = 0; lane < link_settings->link_settings.lane_count; lane++) {
1124
1125
1126 training_lane_set.bits.VOLTAGE_SWING_SET =
1127 link_settings->lane_settings[lane].VOLTAGE_SWING;
1128 training_lane_set.bits.PRE_EMPHASIS_SET =
1129 link_settings->lane_settings[lane].PRE_EMPHASIS;
1130
1131
1132 if (link_settings->link_settings.link_rate == LINK_RATE_HIGH2) {
1133
1134
1135
1136 training_lane_set.bits.POST_CURSOR2_SET =
1137 link_settings->lane_settings[lane].POST_CURSOR2;
1138 }
1139
1140 cntl.lane_select = lane;
1141 cntl.lane_settings = training_lane_set.raw;
1142
1143
1144 link_transmitter_control(enc10, &cntl);
1145 }
1146}
1147
1148
1149void dcn10_link_encoder_dp_set_phy_pattern(
1150 struct link_encoder *enc,
1151 const struct encoder_set_dp_phy_pattern_param *param)
1152{
1153 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1154
1155 switch (param->dp_phy_pattern) {
1156 case DP_TEST_PATTERN_TRAINING_PATTERN1:
1157 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 0);
1158 break;
1159 case DP_TEST_PATTERN_TRAINING_PATTERN2:
1160 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 1);
1161 break;
1162 case DP_TEST_PATTERN_TRAINING_PATTERN3:
1163 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 2);
1164 break;
1165 case DP_TEST_PATTERN_TRAINING_PATTERN4:
1166 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 3);
1167 break;
1168 case DP_TEST_PATTERN_D102:
1169 set_dp_phy_pattern_d102(enc10);
1170 break;
1171 case DP_TEST_PATTERN_SYMBOL_ERROR:
1172 set_dp_phy_pattern_symbol_error(enc10);
1173 break;
1174 case DP_TEST_PATTERN_PRBS7:
1175 set_dp_phy_pattern_prbs7(enc10);
1176 break;
1177 case DP_TEST_PATTERN_80BIT_CUSTOM:
1178 set_dp_phy_pattern_80bit_custom(
1179 enc10, param->custom_pattern);
1180 break;
1181 case DP_TEST_PATTERN_CP2520_1:
1182 set_dp_phy_pattern_hbr2_compliance_cp2520_2(enc10, 1);
1183 break;
1184 case DP_TEST_PATTERN_CP2520_2:
1185 set_dp_phy_pattern_hbr2_compliance_cp2520_2(enc10, 2);
1186 break;
1187 case DP_TEST_PATTERN_CP2520_3:
1188 set_dp_phy_pattern_hbr2_compliance_cp2520_2(enc10, 3);
1189 break;
1190 case DP_TEST_PATTERN_VIDEO_MODE: {
1191 set_dp_phy_pattern_passthrough_mode(
1192 enc10, param->dp_panel_mode);
1193 break;
1194 }
1195
1196 default:
1197
1198 ASSERT_CRITICAL(false);
1199 break;
1200 }
1201}
1202
1203static void fill_stream_allocation_row_info(
1204 const struct link_mst_stream_allocation *stream_allocation,
1205 uint32_t *src,
1206 uint32_t *slots)
1207{
1208 const struct stream_encoder *stream_enc = stream_allocation->stream_enc;
1209
1210 if (stream_enc) {
1211 *src = stream_enc->id;
1212 *slots = stream_allocation->slot_count;
1213 } else {
1214 *src = 0;
1215 *slots = 0;
1216 }
1217}
1218
1219
1220void dcn10_link_encoder_update_mst_stream_allocation_table(
1221 struct link_encoder *enc,
1222 const struct link_mst_stream_allocation_table *table)
1223{
1224 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1225 uint32_t value0 = 0;
1226 uint32_t value1 = 0;
1227 uint32_t value2 = 0;
1228 uint32_t slots = 0;
1229 uint32_t src = 0;
1230 uint32_t retries = 0;
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242 if (table->stream_count >= 1) {
1243 fill_stream_allocation_row_info(
1244 &table->stream_allocations[0],
1245 &src,
1246 &slots);
1247 } else {
1248 src = 0;
1249 slots = 0;
1250 }
1251
1252 REG_UPDATE_2(DP_MSE_SAT0,
1253 DP_MSE_SAT_SRC0, src,
1254 DP_MSE_SAT_SLOT_COUNT0, slots);
1255
1256 if (table->stream_count >= 2) {
1257 fill_stream_allocation_row_info(
1258 &table->stream_allocations[1],
1259 &src,
1260 &slots);
1261 } else {
1262 src = 0;
1263 slots = 0;
1264 }
1265
1266 REG_UPDATE_2(DP_MSE_SAT0,
1267 DP_MSE_SAT_SRC1, src,
1268 DP_MSE_SAT_SLOT_COUNT1, slots);
1269
1270 if (table->stream_count >= 3) {
1271 fill_stream_allocation_row_info(
1272 &table->stream_allocations[2],
1273 &src,
1274 &slots);
1275 } else {
1276 src = 0;
1277 slots = 0;
1278 }
1279
1280 REG_UPDATE_2(DP_MSE_SAT1,
1281 DP_MSE_SAT_SRC2, src,
1282 DP_MSE_SAT_SLOT_COUNT2, slots);
1283
1284 if (table->stream_count >= 4) {
1285 fill_stream_allocation_row_info(
1286 &table->stream_allocations[3],
1287 &src,
1288 &slots);
1289 } else {
1290 src = 0;
1291 slots = 0;
1292 }
1293
1294 REG_UPDATE_2(DP_MSE_SAT1,
1295 DP_MSE_SAT_SRC3, src,
1296 DP_MSE_SAT_SLOT_COUNT3, slots);
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311 REG_UPDATE(DP_MSE_SAT_UPDATE,
1312 DP_MSE_SAT_UPDATE, 1);
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324 do {
1325 udelay(10);
1326
1327 value0 = REG_READ(DP_MSE_SAT_UPDATE);
1328
1329 REG_GET(DP_MSE_SAT_UPDATE,
1330 DP_MSE_SAT_UPDATE, &value1);
1331
1332 REG_GET(DP_MSE_SAT_UPDATE,
1333 DP_MSE_16_MTP_KEEPOUT, &value2);
1334
1335
1336 if (!value1 && !value2)
1337 break;
1338 ++retries;
1339 } while (retries < DP_MST_UPDATE_MAX_RETRY);
1340}
1341
1342void dcn10_link_encoder_connect_dig_be_to_fe(
1343 struct link_encoder *enc,
1344 enum engine_id engine,
1345 bool connect)
1346{
1347 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1348 uint32_t field;
1349
1350 if (engine != ENGINE_ID_UNKNOWN) {
1351
1352 REG_GET(DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, &field);
1353
1354 if (connect)
1355 field |= get_frontend_source(engine);
1356 else
1357 field &= ~get_frontend_source(engine);
1358
1359 REG_UPDATE(DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, field);
1360 }
1361}
1362
1363
1364#define HPD_REG(reg)\
1365 (enc10->hpd_regs->reg)
1366
1367#define HPD_REG_READ(reg_name) \
1368 dm_read_reg(CTX, HPD_REG(reg_name))
1369
1370#define HPD_REG_UPDATE_N(reg_name, n, ...) \
1371 generic_reg_update_ex(CTX, \
1372 HPD_REG(reg_name), \
1373 n, __VA_ARGS__)
1374
1375#define HPD_REG_UPDATE(reg_name, field, val) \
1376 HPD_REG_UPDATE_N(reg_name, 1, \
1377 FN(reg_name, field), val)
1378
1379void dcn10_link_encoder_enable_hpd(struct link_encoder *enc)
1380{
1381 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1382
1383 HPD_REG_UPDATE(DC_HPD_CONTROL,
1384 DC_HPD_EN, 1);
1385}
1386
1387void dcn10_link_encoder_disable_hpd(struct link_encoder *enc)
1388{
1389 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1390
1391 HPD_REG_UPDATE(DC_HPD_CONTROL,
1392 DC_HPD_EN, 0);
1393}
1394
1395#define AUX_REG(reg)\
1396 (enc10->aux_regs->reg)
1397
1398#define AUX_REG_READ(reg_name) \
1399 dm_read_reg(CTX, AUX_REG(reg_name))
1400
1401#define AUX_REG_UPDATE_N(reg_name, n, ...) \
1402 generic_reg_update_ex(CTX, \
1403 AUX_REG(reg_name), \
1404 n, __VA_ARGS__)
1405
1406#define AUX_REG_UPDATE(reg_name, field, val) \
1407 AUX_REG_UPDATE_N(reg_name, 1, \
1408 FN(reg_name, field), val)
1409
1410#define AUX_REG_UPDATE_2(reg, f1, v1, f2, v2) \
1411 AUX_REG_UPDATE_N(reg, 2,\
1412 FN(reg, f1), v1,\
1413 FN(reg, f2), v2)
1414
1415void dcn10_aux_initialize(struct dcn10_link_encoder *enc10)
1416{
1417 enum hpd_source_id hpd_source = enc10->base.hpd_source;
1418
1419 AUX_REG_UPDATE_2(AUX_CONTROL,
1420 AUX_HPD_SEL, hpd_source,
1421 AUX_LS_READ_EN, 0);
1422
1423
1424 AUX_REG_UPDATE(AUX_DPHY_RX_CONTROL0,
1425 AUX_RX_RECEIVE_WINDOW, 0);
1426}
1427
1428enum signal_type dcn10_get_dig_mode(
1429 struct link_encoder *enc)
1430{
1431 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc);
1432 uint32_t value;
1433 REG_GET(DIG_BE_CNTL, DIG_MODE, &value);
1434 switch (value) {
1435 case 1:
1436 return SIGNAL_TYPE_DISPLAY_PORT;
1437 case 2:
1438 return SIGNAL_TYPE_DVI_SINGLE_LINK;
1439 case 3:
1440 return SIGNAL_TYPE_HDMI_TYPE_A;
1441 case 5:
1442 return SIGNAL_TYPE_DISPLAY_PORT_MST;
1443 default:
1444 return SIGNAL_TYPE_NONE;
1445 }
1446 return SIGNAL_TYPE_NONE;
1447}
1448
1449void dcn10_link_encoder_get_max_link_cap(struct link_encoder *enc,
1450 struct dc_link_settings *link_settings)
1451{
1452
1453 struct dc_link_settings max_link_cap = {LANE_COUNT_FOUR, LINK_RATE_HIGH,
1454 LINK_SPREAD_05_DOWNSPREAD_30KHZ, false, 0};
1455
1456
1457 if (enc->features.flags.bits.IS_HBR2_CAPABLE)
1458 max_link_cap.link_rate = LINK_RATE_HIGH2;
1459
1460 if (enc->features.flags.bits.IS_HBR3_CAPABLE)
1461 max_link_cap.link_rate = LINK_RATE_HIGH3;
1462
1463 *link_settings = max_link_cap;
1464}
1465