1
2
3
4
5
6#ifndef __ETNAVIV_GPU_H__
7#define __ETNAVIV_GPU_H__
8
9#include "etnaviv_cmdbuf.h"
10#include "etnaviv_gem.h"
11#include "etnaviv_mmu.h"
12#include "etnaviv_drv.h"
13
14struct etnaviv_gem_submit;
15struct etnaviv_vram_mapping;
16
17struct etnaviv_chip_identity {
18 u32 model;
19 u32 revision;
20 u32 product_id;
21 u32 customer_id;
22 u32 eco_id;
23
24
25 u32 features;
26
27
28 u32 minor_features0;
29 u32 minor_features1;
30 u32 minor_features2;
31 u32 minor_features3;
32 u32 minor_features4;
33 u32 minor_features5;
34 u32 minor_features6;
35 u32 minor_features7;
36 u32 minor_features8;
37 u32 minor_features9;
38 u32 minor_features10;
39 u32 minor_features11;
40
41
42 u32 stream_count;
43
44
45 u32 register_max;
46
47
48 u32 thread_count;
49
50
51 u32 shader_core_count;
52
53
54 u32 vertex_cache_size;
55
56
57 u32 vertex_output_buffer_size;
58
59
60 u32 pixel_pipes;
61
62
63 u32 instruction_count;
64
65
66 u32 num_constants;
67
68
69 u32 buffer_size;
70
71
72 u8 varyings_count;
73};
74
75enum etnaviv_sec_mode {
76 ETNA_SEC_NONE = 0,
77 ETNA_SEC_KERNEL,
78 ETNA_SEC_TZ
79};
80
81struct etnaviv_event {
82 struct dma_fence *fence;
83 struct etnaviv_gem_submit *submit;
84
85 void (*sync_point)(struct etnaviv_gpu *gpu, struct etnaviv_event *event);
86};
87
88struct etnaviv_cmdbuf_suballoc;
89struct regulator;
90struct clk;
91
92#define ETNA_NR_EVENTS 30
93
94struct etnaviv_gpu {
95 struct drm_device *drm;
96 struct thermal_cooling_device *cooling;
97 struct device *dev;
98 struct mutex lock;
99 struct etnaviv_chip_identity identity;
100 enum etnaviv_sec_mode sec_mode;
101 struct workqueue_struct *wq;
102 struct drm_gpu_scheduler sched;
103 bool initialized;
104 bool fe_running;
105
106
107 struct etnaviv_cmdbuf buffer;
108 int exec_state;
109
110
111 DECLARE_BITMAP(event_bitmap, ETNA_NR_EVENTS);
112 struct etnaviv_event event[ETNA_NR_EVENTS];
113 struct completion event_free;
114 spinlock_t event_spinlock;
115
116 u32 idle_mask;
117
118
119 struct mutex fence_lock;
120 struct idr fence_idr;
121 u32 next_fence;
122 u32 completed_fence;
123 wait_queue_head_t fence_event;
124 u64 fence_context;
125 spinlock_t fence_spinlock;
126
127
128 struct work_struct sync_point_work;
129 int sync_point_event;
130
131
132 u32 hangcheck_dma_addr;
133
134 void __iomem *mmio;
135 int irq;
136
137 struct etnaviv_iommu_context *mmu_context;
138 unsigned int flush_seq;
139
140
141 struct clk *clk_bus;
142 struct clk *clk_reg;
143 struct clk *clk_core;
144 struct clk *clk_shader;
145
146 unsigned int freq_scale;
147 unsigned long base_rate_core;
148 unsigned long base_rate_shader;
149};
150
151static inline void gpu_write(struct etnaviv_gpu *gpu, u32 reg, u32 data)
152{
153 writel(data, gpu->mmio + reg);
154}
155
156static inline u32 gpu_read(struct etnaviv_gpu *gpu, u32 reg)
157{
158 return readl(gpu->mmio + reg);
159}
160
161int etnaviv_gpu_get_param(struct etnaviv_gpu *gpu, u32 param, u64 *value);
162
163int etnaviv_gpu_init(struct etnaviv_gpu *gpu);
164bool etnaviv_fill_identity_from_hwdb(struct etnaviv_gpu *gpu);
165
166#ifdef CONFIG_DEBUG_FS
167int etnaviv_gpu_debugfs(struct etnaviv_gpu *gpu, struct seq_file *m);
168#endif
169
170void etnaviv_gpu_recover_hang(struct etnaviv_gpu *gpu);
171void etnaviv_gpu_retire(struct etnaviv_gpu *gpu);
172int etnaviv_gpu_wait_fence_interruptible(struct etnaviv_gpu *gpu,
173 u32 fence, struct drm_etnaviv_timespec *timeout);
174int etnaviv_gpu_wait_obj_inactive(struct etnaviv_gpu *gpu,
175 struct etnaviv_gem_object *etnaviv_obj,
176 struct drm_etnaviv_timespec *timeout);
177struct dma_fence *etnaviv_gpu_submit(struct etnaviv_gem_submit *submit);
178int etnaviv_gpu_pm_get_sync(struct etnaviv_gpu *gpu);
179void etnaviv_gpu_pm_put(struct etnaviv_gpu *gpu);
180int etnaviv_gpu_wait_idle(struct etnaviv_gpu *gpu, unsigned int timeout_ms);
181void etnaviv_gpu_start_fe(struct etnaviv_gpu *gpu, u32 address, u16 prefetch);
182
183extern struct platform_driver etnaviv_gpu_driver;
184
185#endif
186