1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include "priv.h"
25
26static int
27gk104_top_oneinit(struct nvkm_top *top)
28{
29 struct nvkm_subdev *subdev = &top->subdev;
30 struct nvkm_device *device = subdev->device;
31 struct nvkm_top_device *info = NULL;
32 u32 data, type, inst;
33 int i;
34
35 for (i = 0; i < 64; i++) {
36 if (!info) {
37 if (!(info = nvkm_top_device_new(top)))
38 return -ENOMEM;
39 type = ~0;
40 inst = 0;
41 }
42
43 data = nvkm_rd32(device, 0x022700 + (i * 0x04));
44 nvkm_trace(subdev, "%02x: %08x\n", i, data);
45 switch (data & 0x00000003) {
46 case 0x00000000:
47 continue;
48 case 0x00000001:
49 inst = (data & 0x3c000000) >> 26;
50 info->addr = (data & 0x00fff000);
51 if (data & 0x00000004)
52 info->fault = (data & 0x000003f8) >> 3;
53 break;
54 case 0x00000002:
55 if (data & 0x00000020)
56 info->engine = (data & 0x3c000000) >> 26;
57 if (data & 0x00000010)
58 info->runlist = (data & 0x01e00000) >> 21;
59 if (data & 0x00000008)
60 info->intr = (data & 0x000f8000) >> 15;
61 if (data & 0x00000004)
62 info->reset = (data & 0x00003e00) >> 9;
63 break;
64 case 0x00000003:
65 type = (data & 0x7ffffffc) >> 2;
66 break;
67 }
68
69 if (data & 0x80000000)
70 continue;
71
72
73#define I_(T,I) do { info->type = (T); info->inst = (I); } while(0)
74#define O_(T,I) do { WARN_ON(inst); I_(T, I); } while (0)
75 switch (type) {
76 case 0x00000000: O_(NVKM_ENGINE_GR , 0); break;
77 case 0x00000001: O_(NVKM_ENGINE_CE , 0); break;
78 case 0x00000002: O_(NVKM_ENGINE_CE , 1); break;
79 case 0x00000003: O_(NVKM_ENGINE_CE , 2); break;
80 case 0x00000008: O_(NVKM_ENGINE_MSPDEC, 0); break;
81 case 0x00000009: O_(NVKM_ENGINE_MSPPP , 0); break;
82 case 0x0000000a: O_(NVKM_ENGINE_MSVLD , 0); break;
83 case 0x0000000b: O_(NVKM_ENGINE_MSENC , 0); break;
84 case 0x0000000c: O_(NVKM_ENGINE_VIC , 0); break;
85 case 0x0000000d: O_(NVKM_ENGINE_SEC2 , 0); break;
86 case 0x0000000e: I_(NVKM_ENGINE_NVENC , inst); break;
87 case 0x0000000f: O_(NVKM_ENGINE_NVENC , 1); break;
88 case 0x00000010: I_(NVKM_ENGINE_NVDEC , inst); break;
89 case 0x00000012: I_(NVKM_SUBDEV_IOCTRL, inst); break;
90 case 0x00000013: I_(NVKM_ENGINE_CE , inst); break;
91 case 0x00000014: O_(NVKM_SUBDEV_GSP , 0); break;
92 case 0x00000015: O_(NVKM_ENGINE_NVJPG , 0); break;
93 default:
94 break;
95 }
96
97 nvkm_debug(subdev, "%02x.%d (%8s): addr %06x fault %2d "
98 "engine %2d runlist %2d intr %2d "
99 "reset %2d\n", type, inst,
100 info->type == NVKM_SUBDEV_NR ? "????????" : nvkm_subdev_type[info->type],
101 info->addr, info->fault, info->engine, info->runlist,
102 info->intr, info->reset);
103 info = NULL;
104 }
105
106 return 0;
107}
108
109static const struct nvkm_top_func
110gk104_top = {
111 .oneinit = gk104_top_oneinit,
112};
113
114int
115gk104_top_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
116 struct nvkm_top **ptop)
117{
118 return nvkm_top_new_(&gk104_top, device, type, inst, ptop);
119}
120