1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include "cx88.h"
16
17#include <linux/init.h>
18#include <linux/list.h>
19#include <linux/module.h>
20#include <linux/kmod.h>
21#include <linux/kernel.h>
22#include <linux/slab.h>
23#include <linux/interrupt.h>
24#include <linux/dma-mapping.h>
25#include <linux/delay.h>
26#include <linux/kthread.h>
27#include <asm/div64.h>
28
29#include <media/v4l2-common.h>
30#include <media/v4l2-ioctl.h>
31#include <media/v4l2-event.h>
32#include <media/i2c/wm8775.h>
33
34MODULE_DESCRIPTION("v4l2 driver module for cx2388x based TV cards");
35MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
36MODULE_LICENSE("GPL v2");
37MODULE_VERSION(CX88_VERSION);
38
39
40
41static unsigned int video_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
42static unsigned int vbi_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
43static unsigned int radio_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
44
45module_param_array(video_nr, int, NULL, 0444);
46module_param_array(vbi_nr, int, NULL, 0444);
47module_param_array(radio_nr, int, NULL, 0444);
48
49MODULE_PARM_DESC(video_nr, "video device numbers");
50MODULE_PARM_DESC(vbi_nr, "vbi device numbers");
51MODULE_PARM_DESC(radio_nr, "radio device numbers");
52
53static unsigned int video_debug;
54module_param(video_debug, int, 0644);
55MODULE_PARM_DESC(video_debug, "enable debug messages [video]");
56
57static unsigned int irq_debug;
58module_param(irq_debug, int, 0644);
59MODULE_PARM_DESC(irq_debug, "enable debug messages [IRQ handler]");
60
61#define dprintk(level, fmt, arg...) do { \
62 if (video_debug >= level) \
63 printk(KERN_DEBUG pr_fmt("%s: video:" fmt), \
64 __func__, ##arg); \
65} while (0)
66
67
68
69
70static const struct cx8800_fmt formats[] = {
71 {
72 .fourcc = V4L2_PIX_FMT_GREY,
73 .cxformat = ColorFormatY8,
74 .depth = 8,
75 .flags = FORMAT_FLAGS_PACKED,
76 }, {
77 .fourcc = V4L2_PIX_FMT_RGB555,
78 .cxformat = ColorFormatRGB15,
79 .depth = 16,
80 .flags = FORMAT_FLAGS_PACKED,
81 }, {
82 .fourcc = V4L2_PIX_FMT_RGB555X,
83 .cxformat = ColorFormatRGB15 | ColorFormatBSWAP,
84 .depth = 16,
85 .flags = FORMAT_FLAGS_PACKED,
86 }, {
87 .fourcc = V4L2_PIX_FMT_RGB565,
88 .cxformat = ColorFormatRGB16,
89 .depth = 16,
90 .flags = FORMAT_FLAGS_PACKED,
91 }, {
92 .fourcc = V4L2_PIX_FMT_RGB565X,
93 .cxformat = ColorFormatRGB16 | ColorFormatBSWAP,
94 .depth = 16,
95 .flags = FORMAT_FLAGS_PACKED,
96 }, {
97 .fourcc = V4L2_PIX_FMT_BGR24,
98 .cxformat = ColorFormatRGB24,
99 .depth = 24,
100 .flags = FORMAT_FLAGS_PACKED,
101 }, {
102 .fourcc = V4L2_PIX_FMT_BGR32,
103 .cxformat = ColorFormatRGB32,
104 .depth = 32,
105 .flags = FORMAT_FLAGS_PACKED,
106 }, {
107 .fourcc = V4L2_PIX_FMT_RGB32,
108 .cxformat = ColorFormatRGB32 | ColorFormatBSWAP |
109 ColorFormatWSWAP,
110 .depth = 32,
111 .flags = FORMAT_FLAGS_PACKED,
112 }, {
113 .fourcc = V4L2_PIX_FMT_YUYV,
114 .cxformat = ColorFormatYUY2,
115 .depth = 16,
116 .flags = FORMAT_FLAGS_PACKED,
117 }, {
118 .fourcc = V4L2_PIX_FMT_UYVY,
119 .cxformat = ColorFormatYUY2 | ColorFormatBSWAP,
120 .depth = 16,
121 .flags = FORMAT_FLAGS_PACKED,
122 },
123};
124
125static const struct cx8800_fmt *format_by_fourcc(unsigned int fourcc)
126{
127 unsigned int i;
128
129 for (i = 0; i < ARRAY_SIZE(formats); i++)
130 if (formats[i].fourcc == fourcc)
131 return formats + i;
132 return NULL;
133}
134
135
136
137struct cx88_ctrl {
138
139 u32 id;
140 s32 minimum;
141 s32 maximum;
142 u32 step;
143 s32 default_value;
144
145
146 u32 off;
147 u32 reg;
148 u32 sreg;
149 u32 mask;
150 u32 shift;
151};
152
153static const struct cx88_ctrl cx8800_vid_ctls[] = {
154
155 {
156 .id = V4L2_CID_BRIGHTNESS,
157 .minimum = 0x00,
158 .maximum = 0xff,
159 .step = 1,
160 .default_value = 0x7f,
161 .off = 128,
162 .reg = MO_CONTR_BRIGHT,
163 .mask = 0x00ff,
164 .shift = 0,
165 }, {
166 .id = V4L2_CID_CONTRAST,
167 .minimum = 0,
168 .maximum = 0xff,
169 .step = 1,
170 .default_value = 0x3f,
171 .off = 0,
172 .reg = MO_CONTR_BRIGHT,
173 .mask = 0xff00,
174 .shift = 8,
175 }, {
176 .id = V4L2_CID_HUE,
177 .minimum = 0,
178 .maximum = 0xff,
179 .step = 1,
180 .default_value = 0x7f,
181 .off = 128,
182 .reg = MO_HUE,
183 .mask = 0x00ff,
184 .shift = 0,
185 }, {
186
187
188
189 .id = V4L2_CID_SATURATION,
190 .minimum = 0,
191 .maximum = 0xff,
192 .step = 1,
193 .default_value = 0x7f,
194 .off = 0,
195 .reg = MO_UV_SATURATION,
196 .mask = 0x00ff,
197 .shift = 0,
198 }, {
199 .id = V4L2_CID_SHARPNESS,
200 .minimum = 0,
201 .maximum = 4,
202 .step = 1,
203 .default_value = 0x0,
204 .off = 0,
205
206
207
208
209 .reg = MO_FILTER_ODD,
210 .mask = 7 << 7,
211 .shift = 7,
212 }, {
213 .id = V4L2_CID_CHROMA_AGC,
214 .minimum = 0,
215 .maximum = 1,
216 .default_value = 0x1,
217 .reg = MO_INPUT_FORMAT,
218 .mask = 1 << 10,
219 .shift = 10,
220 }, {
221 .id = V4L2_CID_COLOR_KILLER,
222 .minimum = 0,
223 .maximum = 1,
224 .default_value = 0x1,
225 .reg = MO_INPUT_FORMAT,
226 .mask = 1 << 9,
227 .shift = 9,
228 }, {
229 .id = V4L2_CID_BAND_STOP_FILTER,
230 .minimum = 0,
231 .maximum = 1,
232 .step = 1,
233 .default_value = 0x0,
234 .off = 0,
235 .reg = MO_HTOTAL,
236 .mask = 3 << 11,
237 .shift = 11,
238 }
239};
240
241static const struct cx88_ctrl cx8800_aud_ctls[] = {
242 {
243
244 .id = V4L2_CID_AUDIO_MUTE,
245 .minimum = 0,
246 .maximum = 1,
247 .default_value = 1,
248 .reg = AUD_VOL_CTL,
249 .sreg = SHADOW_AUD_VOL_CTL,
250 .mask = (1 << 6),
251 .shift = 6,
252 }, {
253 .id = V4L2_CID_AUDIO_VOLUME,
254 .minimum = 0,
255 .maximum = 0x3f,
256 .step = 1,
257 .default_value = 0x3f,
258 .reg = AUD_VOL_CTL,
259 .sreg = SHADOW_AUD_VOL_CTL,
260 .mask = 0x3f,
261 .shift = 0,
262 }, {
263 .id = V4L2_CID_AUDIO_BALANCE,
264 .minimum = 0,
265 .maximum = 0x7f,
266 .step = 1,
267 .default_value = 0x40,
268 .reg = AUD_BAL_CTL,
269 .sreg = SHADOW_AUD_BAL_CTL,
270 .mask = 0x7f,
271 .shift = 0,
272 }
273};
274
275enum {
276 CX8800_VID_CTLS = ARRAY_SIZE(cx8800_vid_ctls),
277 CX8800_AUD_CTLS = ARRAY_SIZE(cx8800_aud_ctls),
278};
279
280
281
282int cx88_video_mux(struct cx88_core *core, unsigned int input)
283{
284
285
286 dprintk(1, "video_mux: %d [vmux=%d,gpio=0x%x,0x%x,0x%x,0x%x]\n",
287 input, INPUT(input).vmux,
288 INPUT(input).gpio0, INPUT(input).gpio1,
289 INPUT(input).gpio2, INPUT(input).gpio3);
290 core->input = input;
291 cx_andor(MO_INPUT_FORMAT, 0x03 << 14, INPUT(input).vmux << 14);
292 cx_write(MO_GP3_IO, INPUT(input).gpio3);
293 cx_write(MO_GP0_IO, INPUT(input).gpio0);
294 cx_write(MO_GP1_IO, INPUT(input).gpio1);
295 cx_write(MO_GP2_IO, INPUT(input).gpio2);
296
297 switch (INPUT(input).type) {
298 case CX88_VMUX_SVIDEO:
299 cx_set(MO_AFECFG_IO, 0x00000001);
300 cx_set(MO_INPUT_FORMAT, 0x00010010);
301 cx_set(MO_FILTER_EVEN, 0x00002020);
302 cx_set(MO_FILTER_ODD, 0x00002020);
303 break;
304 default:
305 cx_clear(MO_AFECFG_IO, 0x00000001);
306 cx_clear(MO_INPUT_FORMAT, 0x00010010);
307 cx_clear(MO_FILTER_EVEN, 0x00002020);
308 cx_clear(MO_FILTER_ODD, 0x00002020);
309 break;
310 }
311
312
313
314
315
316 if (INPUT(input).audioroute) {
317
318
319
320
321
322 if (core->sd_wm8775) {
323 call_all(core, audio, s_routing,
324 INPUT(input).audioroute, 0, 0);
325 }
326
327
328
329
330
331 if (INPUT(input).type != CX88_VMUX_TELEVISION &&
332 INPUT(input).type != CX88_VMUX_CABLE) {
333
334 core->tvaudio = WW_I2SADC;
335 cx88_set_tvaudio(core);
336 } else {
337
338 cx_write(AUD_I2SCNTL, 0x0);
339 cx_clear(AUD_CTL, EN_I2SIN_ENABLE);
340 }
341 }
342
343 return 0;
344}
345EXPORT_SYMBOL(cx88_video_mux);
346
347
348
349static int start_video_dma(struct cx8800_dev *dev,
350 struct cx88_dmaqueue *q,
351 struct cx88_buffer *buf)
352{
353 struct cx88_core *core = dev->core;
354
355
356 cx88_sram_channel_setup(core, &cx88_sram_channels[SRAM_CH21],
357 buf->bpl, buf->risc.dma);
358 cx88_set_scale(core, core->width, core->height, core->field);
359 cx_write(MO_COLOR_CTRL, dev->fmt->cxformat | ColorFormatGamma);
360
361
362 cx_write(MO_VIDY_GPCNTRL, GP_COUNT_CONTROL_RESET);
363 q->count = 0;
364
365
366 cx_set(MO_PCI_INTMSK, core->pci_irqmask | PCI_INT_VIDINT);
367
368
369
370
371
372
373
374
375
376 cx_set(MO_VID_INTMSK, 0x0f0011);
377
378
379 cx_set(VID_CAPTURE_CONTROL, 0x06);
380
381
382 cx_set(MO_DEV_CNTRL2, (1 << 5));
383 cx_set(MO_VID_DMACNTRL, 0x11);
384
385 return 0;
386}
387
388static int __maybe_unused stop_video_dma(struct cx8800_dev *dev)
389{
390 struct cx88_core *core = dev->core;
391
392
393 cx_clear(MO_VID_DMACNTRL, 0x11);
394
395
396 cx_clear(VID_CAPTURE_CONTROL, 0x06);
397
398
399 cx_clear(MO_PCI_INTMSK, PCI_INT_VIDINT);
400 cx_clear(MO_VID_INTMSK, 0x0f0011);
401 return 0;
402}
403
404static int __maybe_unused restart_video_queue(struct cx8800_dev *dev,
405 struct cx88_dmaqueue *q)
406{
407 struct cx88_buffer *buf;
408
409 if (!list_empty(&q->active)) {
410 buf = list_entry(q->active.next, struct cx88_buffer, list);
411 dprintk(2, "restart_queue [%p/%d]: restart dma\n",
412 buf, buf->vb.vb2_buf.index);
413 start_video_dma(dev, q, buf);
414 }
415 return 0;
416}
417
418
419
420static int queue_setup(struct vb2_queue *q,
421 unsigned int *num_buffers, unsigned int *num_planes,
422 unsigned int sizes[], struct device *alloc_devs[])
423{
424 struct cx8800_dev *dev = q->drv_priv;
425 struct cx88_core *core = dev->core;
426
427 *num_planes = 1;
428 sizes[0] = (dev->fmt->depth * core->width * core->height) >> 3;
429 return 0;
430}
431
432static int buffer_prepare(struct vb2_buffer *vb)
433{
434 struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
435 struct cx8800_dev *dev = vb->vb2_queue->drv_priv;
436 struct cx88_core *core = dev->core;
437 struct cx88_buffer *buf = container_of(vbuf, struct cx88_buffer, vb);
438 struct sg_table *sgt = vb2_dma_sg_plane_desc(vb, 0);
439
440 buf->bpl = core->width * dev->fmt->depth >> 3;
441
442 if (vb2_plane_size(vb, 0) < core->height * buf->bpl)
443 return -EINVAL;
444 vb2_set_plane_payload(vb, 0, core->height * buf->bpl);
445
446 switch (core->field) {
447 case V4L2_FIELD_TOP:
448 cx88_risc_buffer(dev->pci, &buf->risc,
449 sgt->sgl, 0, UNSET,
450 buf->bpl, 0, core->height);
451 break;
452 case V4L2_FIELD_BOTTOM:
453 cx88_risc_buffer(dev->pci, &buf->risc,
454 sgt->sgl, UNSET, 0,
455 buf->bpl, 0, core->height);
456 break;
457 case V4L2_FIELD_SEQ_TB:
458 cx88_risc_buffer(dev->pci, &buf->risc,
459 sgt->sgl,
460 0, buf->bpl * (core->height >> 1),
461 buf->bpl, 0,
462 core->height >> 1);
463 break;
464 case V4L2_FIELD_SEQ_BT:
465 cx88_risc_buffer(dev->pci, &buf->risc,
466 sgt->sgl,
467 buf->bpl * (core->height >> 1), 0,
468 buf->bpl, 0,
469 core->height >> 1);
470 break;
471 case V4L2_FIELD_INTERLACED:
472 default:
473 cx88_risc_buffer(dev->pci, &buf->risc,
474 sgt->sgl, 0, buf->bpl,
475 buf->bpl, buf->bpl,
476 core->height >> 1);
477 break;
478 }
479 dprintk(2,
480 "[%p/%d] %s - %dx%d %dbpp 0x%08x - dma=0x%08lx\n",
481 buf, buf->vb.vb2_buf.index, __func__,
482 core->width, core->height, dev->fmt->depth, dev->fmt->fourcc,
483 (unsigned long)buf->risc.dma);
484 return 0;
485}
486
487static void buffer_finish(struct vb2_buffer *vb)
488{
489 struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
490 struct cx8800_dev *dev = vb->vb2_queue->drv_priv;
491 struct cx88_buffer *buf = container_of(vbuf, struct cx88_buffer, vb);
492 struct cx88_riscmem *risc = &buf->risc;
493
494 if (risc->cpu)
495 dma_free_coherent(&dev->pci->dev, risc->size, risc->cpu,
496 risc->dma);
497 memset(risc, 0, sizeof(*risc));
498}
499
500static void buffer_queue(struct vb2_buffer *vb)
501{
502 struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
503 struct cx8800_dev *dev = vb->vb2_queue->drv_priv;
504 struct cx88_buffer *buf = container_of(vbuf, struct cx88_buffer, vb);
505 struct cx88_buffer *prev;
506 struct cx88_dmaqueue *q = &dev->vidq;
507
508
509 buf->risc.cpu[1] = cpu_to_le32(buf->risc.dma + 8);
510 buf->risc.jmp[0] = cpu_to_le32(RISC_JUMP | RISC_CNT_INC);
511 buf->risc.jmp[1] = cpu_to_le32(buf->risc.dma + 8);
512
513 if (list_empty(&q->active)) {
514 list_add_tail(&buf->list, &q->active);
515 dprintk(2, "[%p/%d] buffer_queue - first active\n",
516 buf, buf->vb.vb2_buf.index);
517
518 } else {
519 buf->risc.cpu[0] |= cpu_to_le32(RISC_IRQ1);
520 prev = list_entry(q->active.prev, struct cx88_buffer, list);
521 list_add_tail(&buf->list, &q->active);
522 prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
523 dprintk(2, "[%p/%d] buffer_queue - append to active\n",
524 buf, buf->vb.vb2_buf.index);
525 }
526}
527
528static int start_streaming(struct vb2_queue *q, unsigned int count)
529{
530 struct cx8800_dev *dev = q->drv_priv;
531 struct cx88_dmaqueue *dmaq = &dev->vidq;
532 struct cx88_buffer *buf = list_entry(dmaq->active.next,
533 struct cx88_buffer, list);
534
535 start_video_dma(dev, dmaq, buf);
536 return 0;
537}
538
539static void stop_streaming(struct vb2_queue *q)
540{
541 struct cx8800_dev *dev = q->drv_priv;
542 struct cx88_core *core = dev->core;
543 struct cx88_dmaqueue *dmaq = &dev->vidq;
544 unsigned long flags;
545
546 cx_clear(MO_VID_DMACNTRL, 0x11);
547 cx_clear(VID_CAPTURE_CONTROL, 0x06);
548 spin_lock_irqsave(&dev->slock, flags);
549 while (!list_empty(&dmaq->active)) {
550 struct cx88_buffer *buf = list_entry(dmaq->active.next,
551 struct cx88_buffer, list);
552
553 list_del(&buf->list);
554 vb2_buffer_done(&buf->vb.vb2_buf, VB2_BUF_STATE_ERROR);
555 }
556 spin_unlock_irqrestore(&dev->slock, flags);
557}
558
559static const struct vb2_ops cx8800_video_qops = {
560 .queue_setup = queue_setup,
561 .buf_prepare = buffer_prepare,
562 .buf_finish = buffer_finish,
563 .buf_queue = buffer_queue,
564 .wait_prepare = vb2_ops_wait_prepare,
565 .wait_finish = vb2_ops_wait_finish,
566 .start_streaming = start_streaming,
567 .stop_streaming = stop_streaming,
568};
569
570
571
572static int radio_open(struct file *file)
573{
574 struct cx8800_dev *dev = video_drvdata(file);
575 struct cx88_core *core = dev->core;
576 int ret = v4l2_fh_open(file);
577
578 if (ret)
579 return ret;
580
581 cx_write(MO_GP3_IO, core->board.radio.gpio3);
582 cx_write(MO_GP0_IO, core->board.radio.gpio0);
583 cx_write(MO_GP1_IO, core->board.radio.gpio1);
584 cx_write(MO_GP2_IO, core->board.radio.gpio2);
585 if (core->board.radio.audioroute) {
586 if (core->sd_wm8775) {
587 call_all(core, audio, s_routing,
588 core->board.radio.audioroute, 0, 0);
589 }
590
591 core->tvaudio = WW_I2SADC;
592 cx88_set_tvaudio(core);
593 } else {
594
595 core->tvaudio = WW_FM;
596 cx88_set_tvaudio(core);
597 cx88_set_stereo(core, V4L2_TUNER_MODE_STEREO, 1);
598 }
599 call_all(core, tuner, s_radio);
600 return 0;
601}
602
603
604
605
606static int cx8800_s_vid_ctrl(struct v4l2_ctrl *ctrl)
607{
608 struct cx88_core *core =
609 container_of(ctrl->handler, struct cx88_core, video_hdl);
610 const struct cx88_ctrl *cc = ctrl->priv;
611 u32 value, mask;
612
613 mask = cc->mask;
614 switch (ctrl->id) {
615 case V4L2_CID_SATURATION:
616
617
618 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
619
620 if (core->tvnorm & V4L2_STD_SECAM) {
621
622 value = value << 8 | value;
623 } else {
624
625 value = (value * 0x5a) / 0x7f << 8 | value;
626 }
627 mask = 0xffff;
628 break;
629 case V4L2_CID_SHARPNESS:
630
631 value = (ctrl->val < 1 ? 0 : ((ctrl->val + 3) << 7));
632
633 cx_andor(MO_FILTER_EVEN, mask, value);
634 break;
635 case V4L2_CID_CHROMA_AGC:
636 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
637 break;
638 default:
639 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
640 break;
641 }
642 dprintk(1,
643 "set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
644 ctrl->id, ctrl->name, ctrl->val, cc->reg, value,
645 mask, cc->sreg ? " [shadowed]" : "");
646 if (cc->sreg)
647 cx_sandor(cc->sreg, cc->reg, mask, value);
648 else
649 cx_andor(cc->reg, mask, value);
650 return 0;
651}
652
653static int cx8800_s_aud_ctrl(struct v4l2_ctrl *ctrl)
654{
655 struct cx88_core *core =
656 container_of(ctrl->handler, struct cx88_core, audio_hdl);
657 const struct cx88_ctrl *cc = ctrl->priv;
658 u32 value, mask;
659
660
661 if (core->sd_wm8775) {
662 switch (ctrl->id) {
663 case V4L2_CID_AUDIO_MUTE:
664 wm8775_s_ctrl(core, ctrl->id, ctrl->val);
665 break;
666 case V4L2_CID_AUDIO_VOLUME:
667 wm8775_s_ctrl(core, ctrl->id, (ctrl->val) ?
668 (0x90 + ctrl->val) << 8 : 0);
669 break;
670 case V4L2_CID_AUDIO_BALANCE:
671 wm8775_s_ctrl(core, ctrl->id, ctrl->val << 9);
672 break;
673 default:
674 break;
675 }
676 }
677
678 mask = cc->mask;
679 switch (ctrl->id) {
680 case V4L2_CID_AUDIO_BALANCE:
681 value = (ctrl->val < 0x40) ?
682 (0x7f - ctrl->val) : (ctrl->val - 0x40);
683 break;
684 case V4L2_CID_AUDIO_VOLUME:
685 value = 0x3f - (ctrl->val & 0x3f);
686 break;
687 default:
688 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
689 break;
690 }
691 dprintk(1,
692 "set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
693 ctrl->id, ctrl->name, ctrl->val, cc->reg, value,
694 mask, cc->sreg ? " [shadowed]" : "");
695 if (cc->sreg)
696 cx_sandor(cc->sreg, cc->reg, mask, value);
697 else
698 cx_andor(cc->reg, mask, value);
699 return 0;
700}
701
702
703
704
705static int vidioc_g_fmt_vid_cap(struct file *file, void *priv,
706 struct v4l2_format *f)
707{
708 struct cx8800_dev *dev = video_drvdata(file);
709 struct cx88_core *core = dev->core;
710
711 f->fmt.pix.width = core->width;
712 f->fmt.pix.height = core->height;
713 f->fmt.pix.field = core->field;
714 f->fmt.pix.pixelformat = dev->fmt->fourcc;
715 f->fmt.pix.bytesperline =
716 (f->fmt.pix.width * dev->fmt->depth) >> 3;
717 f->fmt.pix.sizeimage =
718 f->fmt.pix.height * f->fmt.pix.bytesperline;
719 f->fmt.pix.colorspace = V4L2_COLORSPACE_SMPTE170M;
720 return 0;
721}
722
723static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
724 struct v4l2_format *f)
725{
726 struct cx8800_dev *dev = video_drvdata(file);
727 struct cx88_core *core = dev->core;
728 const struct cx8800_fmt *fmt;
729 enum v4l2_field field;
730 unsigned int maxw, maxh;
731
732 fmt = format_by_fourcc(f->fmt.pix.pixelformat);
733 if (!fmt)
734 return -EINVAL;
735
736 maxw = norm_maxw(core->tvnorm);
737 maxh = norm_maxh(core->tvnorm);
738
739 field = f->fmt.pix.field;
740
741 switch (field) {
742 case V4L2_FIELD_TOP:
743 case V4L2_FIELD_BOTTOM:
744 case V4L2_FIELD_INTERLACED:
745 case V4L2_FIELD_SEQ_BT:
746 case V4L2_FIELD_SEQ_TB:
747 break;
748 default:
749 field = (f->fmt.pix.height > maxh / 2)
750 ? V4L2_FIELD_INTERLACED
751 : V4L2_FIELD_BOTTOM;
752 break;
753 }
754 if (V4L2_FIELD_HAS_T_OR_B(field))
755 maxh /= 2;
756
757 v4l_bound_align_image(&f->fmt.pix.width, 48, maxw, 2,
758 &f->fmt.pix.height, 32, maxh, 0, 0);
759 f->fmt.pix.field = field;
760 f->fmt.pix.bytesperline =
761 (f->fmt.pix.width * fmt->depth) >> 3;
762 f->fmt.pix.sizeimage =
763 f->fmt.pix.height * f->fmt.pix.bytesperline;
764 f->fmt.pix.colorspace = V4L2_COLORSPACE_SMPTE170M;
765
766 return 0;
767}
768
769static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
770 struct v4l2_format *f)
771{
772 struct cx8800_dev *dev = video_drvdata(file);
773 struct cx88_core *core = dev->core;
774 int err = vidioc_try_fmt_vid_cap(file, priv, f);
775
776 if (err != 0)
777 return err;
778 if (vb2_is_busy(&dev->vb2_vidq) || vb2_is_busy(&dev->vb2_vbiq))
779 return -EBUSY;
780 if (core->dvbdev && vb2_is_busy(&core->dvbdev->vb2_mpegq))
781 return -EBUSY;
782 dev->fmt = format_by_fourcc(f->fmt.pix.pixelformat);
783 core->width = f->fmt.pix.width;
784 core->height = f->fmt.pix.height;
785 core->field = f->fmt.pix.field;
786 return 0;
787}
788
789int cx88_querycap(struct file *file, struct cx88_core *core,
790 struct v4l2_capability *cap)
791{
792 strscpy(cap->card, core->board.name, sizeof(cap->card));
793 cap->capabilities = V4L2_CAP_READWRITE | V4L2_CAP_STREAMING |
794 V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_VBI_CAPTURE |
795 V4L2_CAP_DEVICE_CAPS;
796 if (core->board.tuner_type != UNSET)
797 cap->capabilities |= V4L2_CAP_TUNER;
798 if (core->board.radio.type == CX88_RADIO)
799 cap->capabilities |= V4L2_CAP_RADIO;
800 return 0;
801}
802EXPORT_SYMBOL(cx88_querycap);
803
804static int vidioc_querycap(struct file *file, void *priv,
805 struct v4l2_capability *cap)
806{
807 struct cx8800_dev *dev = video_drvdata(file);
808 struct cx88_core *core = dev->core;
809
810 strscpy(cap->driver, "cx8800", sizeof(cap->driver));
811 sprintf(cap->bus_info, "PCI:%s", pci_name(dev->pci));
812 return cx88_querycap(file, core, cap);
813}
814
815static int vidioc_enum_fmt_vid_cap(struct file *file, void *priv,
816 struct v4l2_fmtdesc *f)
817{
818 if (unlikely(f->index >= ARRAY_SIZE(formats)))
819 return -EINVAL;
820
821 f->pixelformat = formats[f->index].fourcc;
822
823 return 0;
824}
825
826static int vidioc_g_std(struct file *file, void *priv, v4l2_std_id *tvnorm)
827{
828 struct cx8800_dev *dev = video_drvdata(file);
829 struct cx88_core *core = dev->core;
830
831 *tvnorm = core->tvnorm;
832 return 0;
833}
834
835static int vidioc_s_std(struct file *file, void *priv, v4l2_std_id tvnorms)
836{
837 struct cx8800_dev *dev = video_drvdata(file);
838 struct cx88_core *core = dev->core;
839
840 return cx88_set_tvnorm(core, tvnorms);
841}
842
843
844int cx88_enum_input(struct cx88_core *core, struct v4l2_input *i)
845{
846 static const char * const iname[] = {
847 [CX88_VMUX_COMPOSITE1] = "Composite1",
848 [CX88_VMUX_COMPOSITE2] = "Composite2",
849 [CX88_VMUX_COMPOSITE3] = "Composite3",
850 [CX88_VMUX_COMPOSITE4] = "Composite4",
851 [CX88_VMUX_SVIDEO] = "S-Video",
852 [CX88_VMUX_TELEVISION] = "Television",
853 [CX88_VMUX_CABLE] = "Cable TV",
854 [CX88_VMUX_DVB] = "DVB",
855 [CX88_VMUX_DEBUG] = "for debug only",
856 };
857 unsigned int n = i->index;
858
859 if (n >= 4)
860 return -EINVAL;
861 if (!INPUT(n).type)
862 return -EINVAL;
863 i->type = V4L2_INPUT_TYPE_CAMERA;
864 strscpy(i->name, iname[INPUT(n).type], sizeof(i->name));
865 if ((INPUT(n).type == CX88_VMUX_TELEVISION) ||
866 (INPUT(n).type == CX88_VMUX_CABLE))
867 i->type = V4L2_INPUT_TYPE_TUNER;
868
869 i->std = CX88_NORMS;
870 return 0;
871}
872EXPORT_SYMBOL(cx88_enum_input);
873
874static int vidioc_enum_input(struct file *file, void *priv,
875 struct v4l2_input *i)
876{
877 struct cx8800_dev *dev = video_drvdata(file);
878 struct cx88_core *core = dev->core;
879
880 return cx88_enum_input(core, i);
881}
882
883static int vidioc_g_input(struct file *file, void *priv, unsigned int *i)
884{
885 struct cx8800_dev *dev = video_drvdata(file);
886 struct cx88_core *core = dev->core;
887
888 *i = core->input;
889 return 0;
890}
891
892static int vidioc_s_input(struct file *file, void *priv, unsigned int i)
893{
894 struct cx8800_dev *dev = video_drvdata(file);
895 struct cx88_core *core = dev->core;
896
897 if (i >= 4)
898 return -EINVAL;
899 if (!INPUT(i).type)
900 return -EINVAL;
901
902 cx88_newstation(core);
903 cx88_video_mux(core, i);
904 return 0;
905}
906
907static int vidioc_g_tuner(struct file *file, void *priv,
908 struct v4l2_tuner *t)
909{
910 struct cx8800_dev *dev = video_drvdata(file);
911 struct cx88_core *core = dev->core;
912 u32 reg;
913
914 if (unlikely(core->board.tuner_type == UNSET))
915 return -EINVAL;
916 if (t->index != 0)
917 return -EINVAL;
918
919 strscpy(t->name, "Television", sizeof(t->name));
920 t->capability = V4L2_TUNER_CAP_NORM;
921 t->rangehigh = 0xffffffffUL;
922 call_all(core, tuner, g_tuner, t);
923
924 cx88_get_stereo(core, t);
925 reg = cx_read(MO_DEVICE_STATUS);
926 t->signal = (reg & (1 << 5)) ? 0xffff : 0x0000;
927 return 0;
928}
929
930static int vidioc_s_tuner(struct file *file, void *priv,
931 const struct v4l2_tuner *t)
932{
933 struct cx8800_dev *dev = video_drvdata(file);
934 struct cx88_core *core = dev->core;
935
936 if (core->board.tuner_type == UNSET)
937 return -EINVAL;
938 if (t->index != 0)
939 return -EINVAL;
940
941 cx88_set_stereo(core, t->audmode, 1);
942 return 0;
943}
944
945static int vidioc_g_frequency(struct file *file, void *priv,
946 struct v4l2_frequency *f)
947{
948 struct cx8800_dev *dev = video_drvdata(file);
949 struct cx88_core *core = dev->core;
950
951 if (unlikely(core->board.tuner_type == UNSET))
952 return -EINVAL;
953 if (f->tuner)
954 return -EINVAL;
955
956 f->frequency = core->freq;
957
958 call_all(core, tuner, g_frequency, f);
959
960 return 0;
961}
962
963int cx88_set_freq(struct cx88_core *core,
964 const struct v4l2_frequency *f)
965{
966 struct v4l2_frequency new_freq = *f;
967
968 if (unlikely(core->board.tuner_type == UNSET))
969 return -EINVAL;
970 if (unlikely(f->tuner != 0))
971 return -EINVAL;
972
973 cx88_newstation(core);
974 call_all(core, tuner, s_frequency, f);
975 call_all(core, tuner, g_frequency, &new_freq);
976 core->freq = new_freq.frequency;
977
978
979 usleep_range(10000, 20000);
980 cx88_set_tvaudio(core);
981
982 return 0;
983}
984EXPORT_SYMBOL(cx88_set_freq);
985
986static int vidioc_s_frequency(struct file *file, void *priv,
987 const struct v4l2_frequency *f)
988{
989 struct cx8800_dev *dev = video_drvdata(file);
990 struct cx88_core *core = dev->core;
991
992 return cx88_set_freq(core, f);
993}
994
995#ifdef CONFIG_VIDEO_ADV_DEBUG
996static int vidioc_g_register(struct file *file, void *fh,
997 struct v4l2_dbg_register *reg)
998{
999 struct cx8800_dev *dev = video_drvdata(file);
1000 struct cx88_core *core = dev->core;
1001
1002
1003 reg->val = cx_read(reg->reg & 0xfffffc);
1004 reg->size = 4;
1005 return 0;
1006}
1007
1008static int vidioc_s_register(struct file *file, void *fh,
1009 const struct v4l2_dbg_register *reg)
1010{
1011 struct cx8800_dev *dev = video_drvdata(file);
1012 struct cx88_core *core = dev->core;
1013
1014 cx_write(reg->reg & 0xfffffc, reg->val);
1015 return 0;
1016}
1017#endif
1018
1019
1020
1021
1022
1023static int radio_g_tuner(struct file *file, void *priv,
1024 struct v4l2_tuner *t)
1025{
1026 struct cx8800_dev *dev = video_drvdata(file);
1027 struct cx88_core *core = dev->core;
1028
1029 if (unlikely(t->index > 0))
1030 return -EINVAL;
1031
1032 strscpy(t->name, "Radio", sizeof(t->name));
1033
1034 call_all(core, tuner, g_tuner, t);
1035 return 0;
1036}
1037
1038static int radio_s_tuner(struct file *file, void *priv,
1039 const struct v4l2_tuner *t)
1040{
1041 struct cx8800_dev *dev = video_drvdata(file);
1042 struct cx88_core *core = dev->core;
1043
1044 if (t->index != 0)
1045 return -EINVAL;
1046
1047 call_all(core, tuner, s_tuner, t);
1048 return 0;
1049}
1050
1051
1052
1053static const char *cx88_vid_irqs[32] = {
1054 "y_risci1", "u_risci1", "v_risci1", "vbi_risc1",
1055 "y_risci2", "u_risci2", "v_risci2", "vbi_risc2",
1056 "y_oflow", "u_oflow", "v_oflow", "vbi_oflow",
1057 "y_sync", "u_sync", "v_sync", "vbi_sync",
1058 "opc_err", "par_err", "rip_err", "pci_abort",
1059};
1060
1061static void cx8800_vid_irq(struct cx8800_dev *dev)
1062{
1063 struct cx88_core *core = dev->core;
1064 u32 status, mask, count;
1065
1066 status = cx_read(MO_VID_INTSTAT);
1067 mask = cx_read(MO_VID_INTMSK);
1068 if (0 == (status & mask))
1069 return;
1070 cx_write(MO_VID_INTSTAT, status);
1071 if (irq_debug || (status & mask & ~0xff))
1072 cx88_print_irqbits("irq vid",
1073 cx88_vid_irqs, ARRAY_SIZE(cx88_vid_irqs),
1074 status, mask);
1075
1076
1077 if (status & (1 << 16)) {
1078 pr_warn("video risc op code error\n");
1079 cx_clear(MO_VID_DMACNTRL, 0x11);
1080 cx_clear(VID_CAPTURE_CONTROL, 0x06);
1081 cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
1082 }
1083
1084
1085 if (status & 0x01) {
1086 spin_lock(&dev->slock);
1087 count = cx_read(MO_VIDY_GPCNT);
1088 cx88_wakeup(core, &dev->vidq, count);
1089 spin_unlock(&dev->slock);
1090 }
1091
1092
1093 if (status & 0x08) {
1094 spin_lock(&dev->slock);
1095 count = cx_read(MO_VBI_GPCNT);
1096 cx88_wakeup(core, &dev->vbiq, count);
1097 spin_unlock(&dev->slock);
1098 }
1099}
1100
1101static irqreturn_t cx8800_irq(int irq, void *dev_id)
1102{
1103 struct cx8800_dev *dev = dev_id;
1104 struct cx88_core *core = dev->core;
1105 u32 status;
1106 int loop, handled = 0;
1107
1108 for (loop = 0; loop < 10; loop++) {
1109 status = cx_read(MO_PCI_INTSTAT) &
1110 (core->pci_irqmask | PCI_INT_VIDINT);
1111 if (status == 0)
1112 goto out;
1113 cx_write(MO_PCI_INTSTAT, status);
1114 handled = 1;
1115
1116 if (status & core->pci_irqmask)
1117 cx88_core_irq(core, status);
1118 if (status & PCI_INT_VIDINT)
1119 cx8800_vid_irq(dev);
1120 }
1121 if (loop == 10) {
1122 pr_warn("irq loop -- clearing mask\n");
1123 cx_write(MO_PCI_INTMSK, 0);
1124 }
1125
1126 out:
1127 return IRQ_RETVAL(handled);
1128}
1129
1130
1131
1132
1133static const struct v4l2_file_operations video_fops = {
1134 .owner = THIS_MODULE,
1135 .open = v4l2_fh_open,
1136 .release = vb2_fop_release,
1137 .read = vb2_fop_read,
1138 .poll = vb2_fop_poll,
1139 .mmap = vb2_fop_mmap,
1140 .unlocked_ioctl = video_ioctl2,
1141};
1142
1143static const struct v4l2_ioctl_ops video_ioctl_ops = {
1144 .vidioc_querycap = vidioc_querycap,
1145 .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
1146 .vidioc_g_fmt_vid_cap = vidioc_g_fmt_vid_cap,
1147 .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
1148 .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
1149 .vidioc_reqbufs = vb2_ioctl_reqbufs,
1150 .vidioc_querybuf = vb2_ioctl_querybuf,
1151 .vidioc_qbuf = vb2_ioctl_qbuf,
1152 .vidioc_dqbuf = vb2_ioctl_dqbuf,
1153 .vidioc_g_std = vidioc_g_std,
1154 .vidioc_s_std = vidioc_s_std,
1155 .vidioc_enum_input = vidioc_enum_input,
1156 .vidioc_g_input = vidioc_g_input,
1157 .vidioc_s_input = vidioc_s_input,
1158 .vidioc_streamon = vb2_ioctl_streamon,
1159 .vidioc_streamoff = vb2_ioctl_streamoff,
1160 .vidioc_g_tuner = vidioc_g_tuner,
1161 .vidioc_s_tuner = vidioc_s_tuner,
1162 .vidioc_g_frequency = vidioc_g_frequency,
1163 .vidioc_s_frequency = vidioc_s_frequency,
1164 .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
1165 .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
1166#ifdef CONFIG_VIDEO_ADV_DEBUG
1167 .vidioc_g_register = vidioc_g_register,
1168 .vidioc_s_register = vidioc_s_register,
1169#endif
1170};
1171
1172static const struct video_device cx8800_video_template = {
1173 .name = "cx8800-video",
1174 .fops = &video_fops,
1175 .ioctl_ops = &video_ioctl_ops,
1176 .tvnorms = CX88_NORMS,
1177};
1178
1179static const struct v4l2_ioctl_ops vbi_ioctl_ops = {
1180 .vidioc_querycap = vidioc_querycap,
1181 .vidioc_g_fmt_vbi_cap = cx8800_vbi_fmt,
1182 .vidioc_try_fmt_vbi_cap = cx8800_vbi_fmt,
1183 .vidioc_s_fmt_vbi_cap = cx8800_vbi_fmt,
1184 .vidioc_reqbufs = vb2_ioctl_reqbufs,
1185 .vidioc_querybuf = vb2_ioctl_querybuf,
1186 .vidioc_qbuf = vb2_ioctl_qbuf,
1187 .vidioc_dqbuf = vb2_ioctl_dqbuf,
1188 .vidioc_g_std = vidioc_g_std,
1189 .vidioc_s_std = vidioc_s_std,
1190 .vidioc_enum_input = vidioc_enum_input,
1191 .vidioc_g_input = vidioc_g_input,
1192 .vidioc_s_input = vidioc_s_input,
1193 .vidioc_streamon = vb2_ioctl_streamon,
1194 .vidioc_streamoff = vb2_ioctl_streamoff,
1195 .vidioc_g_tuner = vidioc_g_tuner,
1196 .vidioc_s_tuner = vidioc_s_tuner,
1197 .vidioc_g_frequency = vidioc_g_frequency,
1198 .vidioc_s_frequency = vidioc_s_frequency,
1199#ifdef CONFIG_VIDEO_ADV_DEBUG
1200 .vidioc_g_register = vidioc_g_register,
1201 .vidioc_s_register = vidioc_s_register,
1202#endif
1203};
1204
1205static const struct video_device cx8800_vbi_template = {
1206 .name = "cx8800-vbi",
1207 .fops = &video_fops,
1208 .ioctl_ops = &vbi_ioctl_ops,
1209 .tvnorms = CX88_NORMS,
1210};
1211
1212static const struct v4l2_file_operations radio_fops = {
1213 .owner = THIS_MODULE,
1214 .open = radio_open,
1215 .poll = v4l2_ctrl_poll,
1216 .release = v4l2_fh_release,
1217 .unlocked_ioctl = video_ioctl2,
1218};
1219
1220static const struct v4l2_ioctl_ops radio_ioctl_ops = {
1221 .vidioc_querycap = vidioc_querycap,
1222 .vidioc_g_tuner = radio_g_tuner,
1223 .vidioc_s_tuner = radio_s_tuner,
1224 .vidioc_g_frequency = vidioc_g_frequency,
1225 .vidioc_s_frequency = vidioc_s_frequency,
1226 .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
1227 .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
1228#ifdef CONFIG_VIDEO_ADV_DEBUG
1229 .vidioc_g_register = vidioc_g_register,
1230 .vidioc_s_register = vidioc_s_register,
1231#endif
1232};
1233
1234static const struct video_device cx8800_radio_template = {
1235 .name = "cx8800-radio",
1236 .fops = &radio_fops,
1237 .ioctl_ops = &radio_ioctl_ops,
1238};
1239
1240static const struct v4l2_ctrl_ops cx8800_ctrl_vid_ops = {
1241 .s_ctrl = cx8800_s_vid_ctrl,
1242};
1243
1244static const struct v4l2_ctrl_ops cx8800_ctrl_aud_ops = {
1245 .s_ctrl = cx8800_s_aud_ctrl,
1246};
1247
1248
1249
1250static void cx8800_unregister_video(struct cx8800_dev *dev)
1251{
1252 video_unregister_device(&dev->radio_dev);
1253 video_unregister_device(&dev->vbi_dev);
1254 video_unregister_device(&dev->video_dev);
1255}
1256
1257static int cx8800_initdev(struct pci_dev *pci_dev,
1258 const struct pci_device_id *pci_id)
1259{
1260 struct cx8800_dev *dev;
1261 struct cx88_core *core;
1262 struct vb2_queue *q;
1263 int err;
1264 int i;
1265
1266 dev = kzalloc(sizeof(*dev), GFP_KERNEL);
1267 if (!dev)
1268 return -ENOMEM;
1269
1270
1271 dev->pci = pci_dev;
1272 if (pci_enable_device(pci_dev)) {
1273 err = -EIO;
1274 goto fail_free;
1275 }
1276 core = cx88_core_get(dev->pci);
1277 if (!core) {
1278 err = -EINVAL;
1279 goto fail_disable;
1280 }
1281 dev->core = core;
1282
1283
1284 dev->pci_rev = pci_dev->revision;
1285 pci_read_config_byte(pci_dev, PCI_LATENCY_TIMER, &dev->pci_lat);
1286 pr_info("found at %s, rev: %d, irq: %d, latency: %d, mmio: 0x%llx\n",
1287 pci_name(pci_dev), dev->pci_rev, pci_dev->irq,
1288 dev->pci_lat,
1289 (unsigned long long)pci_resource_start(pci_dev, 0));
1290
1291 pci_set_master(pci_dev);
1292 err = dma_set_mask(&pci_dev->dev, DMA_BIT_MASK(32));
1293 if (err) {
1294 pr_err("Oops: no 32bit PCI DMA ???\n");
1295 goto fail_core;
1296 }
1297
1298
1299 spin_lock_init(&dev->slock);
1300
1301
1302 INIT_LIST_HEAD(&dev->vidq.active);
1303
1304
1305 INIT_LIST_HEAD(&dev->vbiq.active);
1306
1307
1308 err = request_irq(pci_dev->irq, cx8800_irq,
1309 IRQF_SHARED, core->name, dev);
1310 if (err < 0) {
1311 pr_err("can't get IRQ %d\n", pci_dev->irq);
1312 goto fail_core;
1313 }
1314 cx_set(MO_PCI_INTMSK, core->pci_irqmask);
1315
1316 for (i = 0; i < CX8800_AUD_CTLS; i++) {
1317 const struct cx88_ctrl *cc = &cx8800_aud_ctls[i];
1318 struct v4l2_ctrl *vc;
1319
1320 vc = v4l2_ctrl_new_std(&core->audio_hdl, &cx8800_ctrl_aud_ops,
1321 cc->id, cc->minimum, cc->maximum,
1322 cc->step, cc->default_value);
1323 if (!vc) {
1324 err = core->audio_hdl.error;
1325 goto fail_irq;
1326 }
1327 vc->priv = (void *)cc;
1328 }
1329
1330 for (i = 0; i < CX8800_VID_CTLS; i++) {
1331 const struct cx88_ctrl *cc = &cx8800_vid_ctls[i];
1332 struct v4l2_ctrl *vc;
1333
1334 vc = v4l2_ctrl_new_std(&core->video_hdl, &cx8800_ctrl_vid_ops,
1335 cc->id, cc->minimum, cc->maximum,
1336 cc->step, cc->default_value);
1337 if (!vc) {
1338 err = core->video_hdl.error;
1339 goto fail_irq;
1340 }
1341 vc->priv = (void *)cc;
1342 if (vc->id == V4L2_CID_CHROMA_AGC)
1343 core->chroma_agc = vc;
1344 }
1345 v4l2_ctrl_add_handler(&core->video_hdl, &core->audio_hdl, NULL, false);
1346
1347
1348
1349 if (core->board.audio_chip == CX88_AUDIO_WM8775) {
1350 struct i2c_board_info wm8775_info = {
1351 .type = "wm8775",
1352 .addr = 0x36 >> 1,
1353 .platform_data = &core->wm8775_data,
1354 };
1355 struct v4l2_subdev *sd;
1356
1357 if (core->boardnr == CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1)
1358 core->wm8775_data.is_nova_s = true;
1359 else
1360 core->wm8775_data.is_nova_s = false;
1361
1362 sd = v4l2_i2c_new_subdev_board(&core->v4l2_dev, &core->i2c_adap,
1363 &wm8775_info, NULL);
1364 if (sd) {
1365 core->sd_wm8775 = sd;
1366 sd->grp_id = WM8775_GID;
1367 }
1368 }
1369
1370 if (core->board.audio_chip == CX88_AUDIO_TVAUDIO) {
1371
1372
1373
1374
1375 v4l2_i2c_new_subdev(&core->v4l2_dev, &core->i2c_adap,
1376 "tvaudio", 0, I2C_ADDRS(0xb0 >> 1));
1377 }
1378
1379 switch (core->boardnr) {
1380 case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
1381 case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD: {
1382 static const struct i2c_board_info rtc_info = {
1383 I2C_BOARD_INFO("isl1208", 0x6f)
1384 };
1385
1386 request_module("rtc-isl1208");
1387 core->i2c_rtc = i2c_new_client_device(&core->i2c_adap, &rtc_info);
1388 }
1389 fallthrough;
1390 case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
1391 request_module("ir-kbd-i2c");
1392 }
1393
1394
1395 pci_set_drvdata(pci_dev, dev);
1396
1397 dev->fmt = format_by_fourcc(V4L2_PIX_FMT_BGR24);
1398
1399
1400 core->v4ldev = dev;
1401
1402
1403 mutex_lock(&core->lock);
1404 cx88_set_tvnorm(core, V4L2_STD_NTSC_M);
1405 v4l2_ctrl_handler_setup(&core->video_hdl);
1406 v4l2_ctrl_handler_setup(&core->audio_hdl);
1407 cx88_video_mux(core, 0);
1408
1409 q = &dev->vb2_vidq;
1410 q->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
1411 q->io_modes = VB2_MMAP | VB2_USERPTR | VB2_DMABUF | VB2_READ;
1412 q->gfp_flags = GFP_DMA32;
1413 q->min_buffers_needed = 2;
1414 q->drv_priv = dev;
1415 q->buf_struct_size = sizeof(struct cx88_buffer);
1416 q->ops = &cx8800_video_qops;
1417 q->mem_ops = &vb2_dma_sg_memops;
1418 q->timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
1419 q->lock = &core->lock;
1420 q->dev = &dev->pci->dev;
1421
1422 err = vb2_queue_init(q);
1423 if (err < 0)
1424 goto fail_unreg;
1425
1426 q = &dev->vb2_vbiq;
1427 q->type = V4L2_BUF_TYPE_VBI_CAPTURE;
1428 q->io_modes = VB2_MMAP | VB2_USERPTR | VB2_DMABUF | VB2_READ;
1429 q->gfp_flags = GFP_DMA32;
1430 q->min_buffers_needed = 2;
1431 q->drv_priv = dev;
1432 q->buf_struct_size = sizeof(struct cx88_buffer);
1433 q->ops = &cx8800_vbi_qops;
1434 q->mem_ops = &vb2_dma_sg_memops;
1435 q->timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
1436 q->lock = &core->lock;
1437 q->dev = &dev->pci->dev;
1438
1439 err = vb2_queue_init(q);
1440 if (err < 0)
1441 goto fail_unreg;
1442
1443
1444 cx88_vdev_init(core, dev->pci, &dev->video_dev,
1445 &cx8800_video_template, "video");
1446 video_set_drvdata(&dev->video_dev, dev);
1447 dev->video_dev.ctrl_handler = &core->video_hdl;
1448 dev->video_dev.queue = &dev->vb2_vidq;
1449 dev->video_dev.device_caps = V4L2_CAP_READWRITE | V4L2_CAP_STREAMING |
1450 V4L2_CAP_VIDEO_CAPTURE;
1451 if (core->board.tuner_type != UNSET)
1452 dev->video_dev.device_caps |= V4L2_CAP_TUNER;
1453 err = video_register_device(&dev->video_dev, VFL_TYPE_VIDEO,
1454 video_nr[core->nr]);
1455 if (err < 0) {
1456 pr_err("can't register video device\n");
1457 goto fail_unreg;
1458 }
1459 pr_info("registered device %s [v4l2]\n",
1460 video_device_node_name(&dev->video_dev));
1461
1462 cx88_vdev_init(core, dev->pci, &dev->vbi_dev,
1463 &cx8800_vbi_template, "vbi");
1464 video_set_drvdata(&dev->vbi_dev, dev);
1465 dev->vbi_dev.queue = &dev->vb2_vbiq;
1466 dev->vbi_dev.device_caps = V4L2_CAP_READWRITE | V4L2_CAP_STREAMING |
1467 V4L2_CAP_VBI_CAPTURE;
1468 if (core->board.tuner_type != UNSET)
1469 dev->vbi_dev.device_caps |= V4L2_CAP_TUNER;
1470 err = video_register_device(&dev->vbi_dev, VFL_TYPE_VBI,
1471 vbi_nr[core->nr]);
1472 if (err < 0) {
1473 pr_err("can't register vbi device\n");
1474 goto fail_unreg;
1475 }
1476 pr_info("registered device %s\n",
1477 video_device_node_name(&dev->vbi_dev));
1478
1479 if (core->board.radio.type == CX88_RADIO) {
1480 cx88_vdev_init(core, dev->pci, &dev->radio_dev,
1481 &cx8800_radio_template, "radio");
1482 video_set_drvdata(&dev->radio_dev, dev);
1483 dev->radio_dev.ctrl_handler = &core->audio_hdl;
1484 dev->radio_dev.device_caps = V4L2_CAP_RADIO | V4L2_CAP_TUNER;
1485 err = video_register_device(&dev->radio_dev, VFL_TYPE_RADIO,
1486 radio_nr[core->nr]);
1487 if (err < 0) {
1488 pr_err("can't register radio device\n");
1489 goto fail_unreg;
1490 }
1491 pr_info("registered device %s\n",
1492 video_device_node_name(&dev->radio_dev));
1493 }
1494
1495
1496 if (core->board.tuner_type != UNSET) {
1497 core->kthread = kthread_run(cx88_audio_thread,
1498 core, "cx88 tvaudio");
1499 if (IS_ERR(core->kthread)) {
1500 err = PTR_ERR(core->kthread);
1501 pr_err("failed to create cx88 audio thread, err=%d\n",
1502 err);
1503 }
1504 }
1505 mutex_unlock(&core->lock);
1506
1507 return 0;
1508
1509fail_unreg:
1510 cx8800_unregister_video(dev);
1511 mutex_unlock(&core->lock);
1512fail_irq:
1513 free_irq(pci_dev->irq, dev);
1514fail_core:
1515 core->v4ldev = NULL;
1516 cx88_core_put(core, dev->pci);
1517fail_disable:
1518 pci_disable_device(pci_dev);
1519fail_free:
1520 kfree(dev);
1521 return err;
1522}
1523
1524static void cx8800_finidev(struct pci_dev *pci_dev)
1525{
1526 struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
1527 struct cx88_core *core = dev->core;
1528
1529
1530 if (core->kthread) {
1531 kthread_stop(core->kthread);
1532 core->kthread = NULL;
1533 }
1534
1535 if (core->ir)
1536 cx88_ir_stop(core);
1537
1538 cx88_shutdown(core);
1539
1540
1541
1542 free_irq(pci_dev->irq, dev);
1543 cx8800_unregister_video(dev);
1544 pci_disable_device(pci_dev);
1545
1546 core->v4ldev = NULL;
1547
1548
1549 cx88_core_put(core, dev->pci);
1550 kfree(dev);
1551}
1552
1553static int __maybe_unused cx8800_suspend(struct device *dev_d)
1554{
1555 struct cx8800_dev *dev = dev_get_drvdata(dev_d);
1556 struct cx88_core *core = dev->core;
1557 unsigned long flags;
1558
1559
1560 spin_lock_irqsave(&dev->slock, flags);
1561 if (!list_empty(&dev->vidq.active)) {
1562 pr_info("suspend video\n");
1563 stop_video_dma(dev);
1564 }
1565 if (!list_empty(&dev->vbiq.active)) {
1566 pr_info("suspend vbi\n");
1567 cx8800_stop_vbi_dma(dev);
1568 }
1569 spin_unlock_irqrestore(&dev->slock, flags);
1570
1571 if (core->ir)
1572 cx88_ir_stop(core);
1573
1574 cx88_shutdown(core);
1575
1576 dev->state.disabled = 1;
1577 return 0;
1578}
1579
1580static int __maybe_unused cx8800_resume(struct device *dev_d)
1581{
1582 struct cx8800_dev *dev = dev_get_drvdata(dev_d);
1583 struct cx88_core *core = dev->core;
1584 unsigned long flags;
1585
1586 dev->state.disabled = 0;
1587
1588
1589 cx88_reset(core);
1590 if (core->ir)
1591 cx88_ir_start(core);
1592
1593 cx_set(MO_PCI_INTMSK, core->pci_irqmask);
1594
1595
1596 spin_lock_irqsave(&dev->slock, flags);
1597 if (!list_empty(&dev->vidq.active)) {
1598 pr_info("resume video\n");
1599 restart_video_queue(dev, &dev->vidq);
1600 }
1601 if (!list_empty(&dev->vbiq.active)) {
1602 pr_info("resume vbi\n");
1603 cx8800_restart_vbi_queue(dev, &dev->vbiq);
1604 }
1605 spin_unlock_irqrestore(&dev->slock, flags);
1606
1607 return 0;
1608}
1609
1610
1611
1612static const struct pci_device_id cx8800_pci_tbl[] = {
1613 {
1614 .vendor = 0x14f1,
1615 .device = 0x8800,
1616 .subvendor = PCI_ANY_ID,
1617 .subdevice = PCI_ANY_ID,
1618 }, {
1619
1620 }
1621};
1622MODULE_DEVICE_TABLE(pci, cx8800_pci_tbl);
1623
1624static SIMPLE_DEV_PM_OPS(cx8800_pm_ops, cx8800_suspend, cx8800_resume);
1625
1626static struct pci_driver cx8800_pci_driver = {
1627 .name = "cx8800",
1628 .id_table = cx8800_pci_tbl,
1629 .probe = cx8800_initdev,
1630 .remove = cx8800_finidev,
1631 .driver.pm = &cx8800_pm_ops,
1632};
1633
1634module_pci_driver(cx8800_pci_driver);
1635
