linux/drivers/misc/habanalabs/include/gaudi/gaudi_reg_map.h
<<
>>
Prefs
   1/* SPDX-License-Identifier: GPL-2.0
   2 *
   3 * Copyright 2019-2020 HabanaLabs, Ltd.
   4 * All Rights Reserved.
   5 *
   6 */
   7
   8#ifndef GAUDI_REG_MAP_H_
   9#define GAUDI_REG_MAP_H_
  10
  11/*
  12 * PSOC scratch-pad registers
  13 */
  14#define mmHW_STATE                      mmPSOC_GLOBAL_CONF_SCRATCHPAD_0
  15#define mmGIC_HOST_PI_UPD_IRQ_POLL_REG  mmPSOC_GLOBAL_CONF_SCRATCHPAD_1
  16#define mmGIC_TPC_QM_IRQ_CTRL_POLL_REG  mmPSOC_GLOBAL_CONF_SCRATCHPAD_2
  17#define mmGIC_MME_QM_IRQ_CTRL_POLL_REG  mmPSOC_GLOBAL_CONF_SCRATCHPAD_3
  18#define mmGIC_DMA_QM_IRQ_CTRL_POLL_REG  mmPSOC_GLOBAL_CONF_SCRATCHPAD_4
  19#define mmGIC_NIC_QM_IRQ_CTRL_POLL_REG  mmPSOC_GLOBAL_CONF_SCRATCHPAD_5
  20#define mmGIC_DMA_CR_IRQ_CTRL_POLL_REG  mmPSOC_GLOBAL_CONF_SCRATCHPAD_6
  21#define mmGIC_HOST_HALT_IRQ_POLL_REG    mmPSOC_GLOBAL_CONF_SCRATCHPAD_7
  22#define mmGIC_HOST_INTS_IRQ_POLL_REG    mmPSOC_GLOBAL_CONF_SCRATCHPAD_8
  23#define mmCPU_BOOT_DEV_STS0             mmPSOC_GLOBAL_CONF_SCRATCHPAD_20
  24#define mmCPU_BOOT_DEV_STS1             mmPSOC_GLOBAL_CONF_SCRATCHPAD_21
  25#define mmFUSE_VER_OFFSET               mmPSOC_GLOBAL_CONF_SCRATCHPAD_22
  26#define mmCPU_CMD_STATUS_TO_HOST        mmPSOC_GLOBAL_CONF_SCRATCHPAD_23
  27#define mmCPU_BOOT_ERR0                 mmPSOC_GLOBAL_CONF_SCRATCHPAD_24
  28#define mmCPU_BOOT_ERR1                 mmPSOC_GLOBAL_CONF_SCRATCHPAD_25
  29#define mmUPD_STS                       mmPSOC_GLOBAL_CONF_SCRATCHPAD_26
  30#define mmUPD_CMD                       mmPSOC_GLOBAL_CONF_SCRATCHPAD_27
  31#define mmPREBOOT_VER_OFFSET            mmPSOC_GLOBAL_CONF_SCRATCHPAD_28
  32#define mmUBOOT_VER_OFFSET              mmPSOC_GLOBAL_CONF_SCRATCHPAD_29
  33#define mmRDWR_TEST                     mmPSOC_GLOBAL_CONF_SCRATCHPAD_30
  34#define mmBTL_ID                        mmPSOC_GLOBAL_CONF_SCRATCHPAD_31
  35#define mmPREBOOT_PCIE_EN               mmPSOC_GLOBAL_CONF_COLD_RST_FLOPS_1
  36#define mmUPD_PENDING_STS               mmPSOC_GLOBAL_CONF_COLD_RST_FLOPS_3
  37
  38#endif /* GAUDI_REG_MAP_H_ */
  39