linux/drivers/net/ethernet/intel/ice/ice_sched.h
<<
>>
Prefs
   1/* SPDX-License-Identifier: GPL-2.0 */
   2/* Copyright (c) 2018, Intel Corporation. */
   3
   4#ifndef _ICE_SCHED_H_
   5#define _ICE_SCHED_H_
   6
   7#include "ice_common.h"
   8
   9#define ICE_QGRP_LAYER_OFFSET   2
  10#define ICE_VSI_LAYER_OFFSET    4
  11#define ICE_AGG_LAYER_OFFSET    6
  12#define ICE_SCHED_INVAL_LAYER_NUM       0xFF
  13/* Burst size is a 12 bits register that is configured while creating the RL
  14 * profile(s). MSB is a granularity bit and tells the granularity type
  15 * 0 - LSB bits are in 64 bytes granularity
  16 * 1 - LSB bits are in 1K bytes granularity
  17 */
  18#define ICE_64_BYTE_GRANULARITY                 0
  19#define ICE_KBYTE_GRANULARITY                   BIT(11)
  20#define ICE_MIN_BURST_SIZE_ALLOWED              64 /* In Bytes */
  21#define ICE_MAX_BURST_SIZE_ALLOWED \
  22        ((BIT(11) - 1) * 1024) /* In Bytes */
  23#define ICE_MAX_BURST_SIZE_64_BYTE_GRANULARITY \
  24        ((BIT(11) - 1) * 64) /* In Bytes */
  25#define ICE_MAX_BURST_SIZE_KBYTE_GRANULARITY    ICE_MAX_BURST_SIZE_ALLOWED
  26
  27#define ICE_RL_PROF_ACCURACY_BYTES 128
  28#define ICE_RL_PROF_MULTIPLIER 10000
  29#define ICE_RL_PROF_TS_MULTIPLIER 32
  30#define ICE_RL_PROF_FRACTION 512
  31
  32#define ICE_PSM_CLK_367MHZ_IN_HZ 367647059
  33#define ICE_PSM_CLK_416MHZ_IN_HZ 416666667
  34#define ICE_PSM_CLK_446MHZ_IN_HZ 446428571
  35#define ICE_PSM_CLK_390MHZ_IN_HZ 390625000
  36
  37/* BW rate limit profile parameters list entry along
  38 * with bandwidth maintained per layer in port info
  39 */
  40struct ice_aqc_rl_profile_info {
  41        struct ice_aqc_rl_profile_elem profile;
  42        struct list_head list_entry;
  43        u32 bw;                 /* requested */
  44        u16 prof_id_ref;        /* profile ID to node association ref count */
  45};
  46
  47struct ice_sched_agg_vsi_info {
  48        struct list_head list_entry;
  49        DECLARE_BITMAP(tc_bitmap, ICE_MAX_TRAFFIC_CLASS);
  50        u16 vsi_handle;
  51        /* save aggregator VSI TC bitmap */
  52        DECLARE_BITMAP(replay_tc_bitmap, ICE_MAX_TRAFFIC_CLASS);
  53};
  54
  55struct ice_sched_agg_info {
  56        struct list_head agg_vsi_list;
  57        struct list_head list_entry;
  58        DECLARE_BITMAP(tc_bitmap, ICE_MAX_TRAFFIC_CLASS);
  59        u32 agg_id;
  60        enum ice_agg_type agg_type;
  61        /* save aggregator TC bitmap */
  62        DECLARE_BITMAP(replay_tc_bitmap, ICE_MAX_TRAFFIC_CLASS);
  63};
  64
  65/* FW AQ command calls */
  66enum ice_status
  67ice_aq_query_sched_elems(struct ice_hw *hw, u16 elems_req,
  68                         struct ice_aqc_txsched_elem_data *buf, u16 buf_size,
  69                         u16 *elems_ret, struct ice_sq_cd *cd);
  70enum ice_status ice_sched_init_port(struct ice_port_info *pi);
  71enum ice_status ice_sched_query_res_alloc(struct ice_hw *hw);
  72void ice_sched_get_psm_clk_freq(struct ice_hw *hw);
  73
  74void ice_sched_clear_port(struct ice_port_info *pi);
  75void ice_sched_cleanup_all(struct ice_hw *hw);
  76void ice_sched_clear_agg(struct ice_hw *hw);
  77
  78struct ice_sched_node *
  79ice_sched_find_node_by_teid(struct ice_sched_node *start_node, u32 teid);
  80enum ice_status
  81ice_sched_add_node(struct ice_port_info *pi, u8 layer,
  82                   struct ice_aqc_txsched_elem_data *info);
  83void ice_free_sched_node(struct ice_port_info *pi, struct ice_sched_node *node);
  84struct ice_sched_node *ice_sched_get_tc_node(struct ice_port_info *pi, u8 tc);
  85struct ice_sched_node *
  86ice_sched_get_free_qparent(struct ice_port_info *pi, u16 vsi_handle, u8 tc,
  87                           u8 owner);
  88enum ice_status
  89ice_sched_cfg_vsi(struct ice_port_info *pi, u16 vsi_handle, u8 tc, u16 maxqs,
  90                  u8 owner, bool enable);
  91enum ice_status ice_rm_vsi_lan_cfg(struct ice_port_info *pi, u16 vsi_handle);
  92enum ice_status ice_rm_vsi_rdma_cfg(struct ice_port_info *pi, u16 vsi_handle);
  93
  94/* Tx scheduler rate limiter functions */
  95enum ice_status
  96ice_cfg_agg(struct ice_port_info *pi, u32 agg_id,
  97            enum ice_agg_type agg_type, u8 tc_bitmap);
  98enum ice_status
  99ice_move_vsi_to_agg(struct ice_port_info *pi, u32 agg_id, u16 vsi_handle,
 100                    u8 tc_bitmap);
 101enum ice_status
 102ice_cfg_q_bw_lmt(struct ice_port_info *pi, u16 vsi_handle, u8 tc,
 103                 u16 q_handle, enum ice_rl_type rl_type, u32 bw);
 104enum ice_status
 105ice_cfg_q_bw_dflt_lmt(struct ice_port_info *pi, u16 vsi_handle, u8 tc,
 106                      u16 q_handle, enum ice_rl_type rl_type);
 107enum ice_status ice_cfg_rl_burst_size(struct ice_hw *hw, u32 bytes);
 108void ice_sched_replay_agg_vsi_preinit(struct ice_hw *hw);
 109void ice_sched_replay_agg(struct ice_hw *hw);
 110enum ice_status ice_replay_vsi_agg(struct ice_hw *hw, u16 vsi_handle);
 111enum ice_status
 112ice_sched_replay_q_bw(struct ice_port_info *pi, struct ice_q_ctx *q_ctx);
 113#endif /* _ICE_SCHED_H_ */
 114