1
2
3
4
5#ifndef _SKY2_H
6#define _SKY2_H
7
8#define ETH_JUMBO_MTU 9000
9
10
11enum {
12 PCI_DEV_REG1 = 0x40,
13 PCI_DEV_REG2 = 0x44,
14 PCI_DEV_STATUS = 0x7c,
15 PCI_DEV_REG3 = 0x80,
16 PCI_DEV_REG4 = 0x84,
17 PCI_DEV_REG5 = 0x88,
18 PCI_CFG_REG_0 = 0x90,
19 PCI_CFG_REG_1 = 0x94,
20
21 PSM_CONFIG_REG0 = 0x98,
22 PSM_CONFIG_REG1 = 0x9C,
23 PSM_CONFIG_REG2 = 0x160,
24 PSM_CONFIG_REG3 = 0x164,
25 PSM_CONFIG_REG4 = 0x168,
26
27 PCI_LDO_CTRL = 0xbc,
28};
29
30
31enum pci_dev_reg_1 {
32 PCI_Y2_PIG_ENA = 1<<31,
33 PCI_Y2_DLL_DIS = 1<<30,
34 PCI_SW_PWR_ON_RST= 1<<30,
35 PCI_Y2_PHY2_COMA = 1<<29,
36 PCI_Y2_PHY1_COMA = 1<<28,
37 PCI_Y2_PHY2_POWD = 1<<27,
38 PCI_Y2_PHY1_POWD = 1<<26,
39 PCI_Y2_PME_LEGACY= 1<<15,
40
41 PCI_PHY_LNK_TIM_MSK= 3L<<8,
42 PCI_ENA_L1_EVENT = 1<<7,
43 PCI_ENA_GPHY_LNK = 1<<6,
44 PCI_FORCE_PEX_L1 = 1<<5,
45};
46
47enum pci_dev_reg_2 {
48 PCI_VPD_WR_THR = 0xffL<<24,
49 PCI_DEV_SEL = 0x7fL<<17,
50 PCI_VPD_ROM_SZ = 7L<<14,
51
52 PCI_PATCH_DIR = 0xfL<<8,
53 PCI_EXT_PATCHS = 0xfL<<4,
54 PCI_EN_DUMMY_RD = 1<<3,
55 PCI_REV_DESC = 1<<2,
56
57 PCI_USEDATA64 = 1<<0,
58};
59
60
61enum pci_dev_reg_3 {
62 P_CLK_ASF_REGS_DIS = 1<<18,
63 P_CLK_COR_REGS_D0_DIS = 1<<17,
64 P_CLK_MACSEC_DIS = 1<<17,
65 P_CLK_PCI_REGS_D0_DIS = 1<<16,
66 P_CLK_COR_YTB_ARB_DIS = 1<<15,
67 P_CLK_MAC_LNK1_D3_DIS = 1<<14,
68 P_CLK_COR_LNK1_D0_DIS = 1<<13,
69 P_CLK_MAC_LNK1_D0_DIS = 1<<12,
70 P_CLK_COR_LNK1_D3_DIS = 1<<11,
71 P_CLK_PCI_MST_ARB_DIS = 1<<10,
72 P_CLK_COR_REGS_D3_DIS = 1<<9,
73 P_CLK_PCI_REGS_D3_DIS = 1<<8,
74 P_CLK_REF_LNK1_GM_DIS = 1<<7,
75 P_CLK_COR_LNK1_GM_DIS = 1<<6,
76 P_CLK_PCI_COMMON_DIS = 1<<5,
77 P_CLK_COR_COMMON_DIS = 1<<4,
78 P_CLK_PCI_LNK1_BMU_DIS = 1<<3,
79 P_CLK_COR_LNK1_BMU_DIS = 1<<2,
80 P_CLK_PCI_LNK1_BIU_DIS = 1<<1,
81 P_CLK_COR_LNK1_BIU_DIS = 1<<0,
82 PCIE_OUR3_WOL_D3_COLD_SET = P_CLK_ASF_REGS_DIS |
83 P_CLK_COR_REGS_D0_DIS |
84 P_CLK_COR_LNK1_D0_DIS |
85 P_CLK_MAC_LNK1_D0_DIS |
86 P_CLK_PCI_MST_ARB_DIS |
87 P_CLK_COR_COMMON_DIS |
88 P_CLK_COR_LNK1_BMU_DIS,
89};
90
91
92enum pci_dev_reg_4 {
93
94 P_PEX_LTSSM_STAT_MSK = 0x7fL<<25,
95#define P_PEX_LTSSM_STAT(x) ((x << 25) & P_PEX_LTSSM_STAT_MSK)
96 P_PEX_LTSSM_L1_STAT = 0x34,
97 P_PEX_LTSSM_DET_STAT = 0x01,
98 P_TIMER_VALUE_MSK = 0xffL<<16,
99
100 P_FORCE_ASPM_REQUEST = 1<<15,
101 P_ASPM_GPHY_LINK_DOWN = 1<<14,
102 P_ASPM_INT_FIFO_EMPTY = 1<<13,
103 P_ASPM_CLKRUN_REQUEST = 1<<12,
104
105 P_ASPM_FORCE_CLKREQ_ENA = 1<<4,
106 P_ASPM_CLKREQ_PAD_CTL = 1<<3,
107 P_ASPM_A1_MODE_SELECT = 1<<2,
108 P_CLK_GATE_PEX_UNIT_ENA = 1<<1,
109 P_CLK_GATE_ROOT_COR_ENA = 1<<0,
110 P_ASPM_CONTROL_MSK = P_FORCE_ASPM_REQUEST | P_ASPM_GPHY_LINK_DOWN
111 | P_ASPM_CLKRUN_REQUEST | P_ASPM_INT_FIFO_EMPTY,
112};
113
114
115enum pci_dev_reg_5 {
116
117 P_CTL_DIV_CORE_CLK_ENA = 1<<31,
118 P_CTL_SRESET_VMAIN_AV = 1<<30,
119 P_CTL_BYPASS_VMAIN_AV = 1<<29,
120 P_CTL_TIM_VMAIN_AV_MSK = 3<<27,
121
122 P_REL_PCIE_RST_DE_ASS = 1<<26,
123 P_REL_GPHY_REC_PACKET = 1<<25,
124 P_REL_INT_FIFO_N_EMPTY = 1<<24,
125 P_REL_MAIN_PWR_AVAIL = 1<<23,
126 P_REL_CLKRUN_REQ_REL = 1<<22,
127 P_REL_PCIE_RESET_ASS = 1<<21,
128 P_REL_PME_ASSERTED = 1<<20,
129 P_REL_PCIE_EXIT_L1_ST = 1<<19,
130 P_REL_LOADER_NOT_FIN = 1<<18,
131 P_REL_PCIE_RX_EX_IDLE = 1<<17,
132 P_REL_GPHY_LINK_UP = 1<<16,
133
134
135 P_GAT_PCIE_RST_ASSERTED = 1<<10,
136 P_GAT_GPHY_N_REC_PACKET = 1<<9,
137 P_GAT_INT_FIFO_EMPTY = 1<<8,
138 P_GAT_MAIN_PWR_N_AVAIL = 1<<7,
139 P_GAT_CLKRUN_REQ_REL = 1<<6,
140 P_GAT_PCIE_RESET_ASS = 1<<5,
141 P_GAT_PME_DE_ASSERTED = 1<<4,
142 P_GAT_PCIE_ENTER_L1_ST = 1<<3,
143 P_GAT_LOADER_FINISHED = 1<<2,
144 P_GAT_PCIE_RX_EL_IDLE = 1<<1,
145 P_GAT_GPHY_LINK_DOWN = 1<<0,
146
147 PCIE_OUR5_EVENT_CLK_D3_SET = P_REL_GPHY_REC_PACKET |
148 P_REL_INT_FIFO_N_EMPTY |
149 P_REL_PCIE_EXIT_L1_ST |
150 P_REL_PCIE_RX_EX_IDLE |
151 P_GAT_GPHY_N_REC_PACKET |
152 P_GAT_INT_FIFO_EMPTY |
153 P_GAT_PCIE_ENTER_L1_ST |
154 P_GAT_PCIE_RX_EL_IDLE,
155};
156
157
158enum pci_cfg_reg1 {
159 P_CF1_DIS_REL_EVT_RST = 1<<24,
160
161 P_CF1_REL_LDR_NOT_FIN = 1<<23,
162 P_CF1_REL_VMAIN_AVLBL = 1<<22,
163 P_CF1_REL_PCIE_RESET = 1<<21,
164
165 P_CF1_GAT_LDR_NOT_FIN = 1<<20,
166 P_CF1_GAT_PCIE_RX_IDLE = 1<<19,
167 P_CF1_GAT_PCIE_RESET = 1<<18,
168 P_CF1_PRST_PHY_CLKREQ = 1<<17,
169 P_CF1_PCIE_RST_CLKREQ = 1<<16,
170
171 P_CF1_ENA_CFG_LDR_DONE = 1<<8,
172
173 P_CF1_ENA_TXBMU_RD_IDLE = 1<<1,
174 P_CF1_ENA_TXBMU_WR_IDLE = 1<<0,
175
176 PCIE_CFG1_EVENT_CLK_D3_SET = P_CF1_DIS_REL_EVT_RST |
177 P_CF1_REL_LDR_NOT_FIN |
178 P_CF1_REL_VMAIN_AVLBL |
179 P_CF1_REL_PCIE_RESET |
180 P_CF1_GAT_LDR_NOT_FIN |
181 P_CF1_GAT_PCIE_RESET |
182 P_CF1_PRST_PHY_CLKREQ |
183 P_CF1_ENA_CFG_LDR_DONE |
184 P_CF1_ENA_TXBMU_RD_IDLE |
185 P_CF1_ENA_TXBMU_WR_IDLE,
186};
187
188
189enum {
190 PSM_CONFIG_REG1_AC_PRESENT_STATUS = 1<<31,
191
192 PSM_CONFIG_REG1_PTP_CLK_SEL = 1<<29,
193 PSM_CONFIG_REG1_PTP_MODE = 1<<28,
194
195 PSM_CONFIG_REG1_MUX_PHY_LINK = 1<<27,
196
197 PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT = 1<<26,
198 PSM_CONFIG_REG1_EN_PCIE_TIMER = 1<<25,
199 PSM_CONFIG_REG1_EN_SPU_TIMER = 1<<24,
200 PSM_CONFIG_REG1_POLARITY_AC_PRESENT = 1<<23,
201
202 PSM_CONFIG_REG1_EN_AC_PRESENT = 1<<21,
203
204 PSM_CONFIG_REG1_EN_GPHY_INT_PSM = 1<<20,
205 PSM_CONFIG_REG1_DIS_PSM_TIMER = 1<<19,
206};
207
208
209enum {
210 PSM_CONFIG_REG1_GPHY_ENERGY_STS = 1<<31,
211
212 PSM_CONFIG_REG1_UART_MODE_MSK = 3<<29,
213 PSM_CONFIG_REG1_CLK_RUN_ASF = 1<<28,
214 PSM_CONFIG_REG1_UART_CLK_DISABLE= 1<<27,
215 PSM_CONFIG_REG1_VAUX_ONE = 1<<26,
216 PSM_CONFIG_REG1_UART_FC_RI_VAL = 1<<25,
217 PSM_CONFIG_REG1_UART_FC_DCD_VAL = 1<<24,
218 PSM_CONFIG_REG1_UART_FC_DSR_VAL = 1<<23,
219 PSM_CONFIG_REG1_UART_FC_CTS_VAL = 1<<22,
220 PSM_CONFIG_REG1_LATCH_VAUX = 1<<21,
221 PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT= 1<<20,
222 PSM_CONFIG_REG1_UART_RST = 1<<19,
223 PSM_CONFIG_REG1_PSM_PCIE_L1_POL = 1<<18,
224 PSM_CONFIG_REG1_TIMER_STAT = 1<<17,
225 PSM_CONFIG_REG1_GPHY_INT = 1<<16,
226 PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO= 1<<15,
227 PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ = 1<<14,
228 PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ = 1<<13,
229 PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK = 1<<12,
230 PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA = 1<<11,
231
232 PSM_CONFIG_REG1_DIS_LOADER = 1<<9,
233 PSM_CONFIG_REG1_DO_PWDN = 1<<8,
234 PSM_CONFIG_REG1_DIS_PIG = 1<<7,
235 PSM_CONFIG_REG1_DIS_PERST = 1<<6,
236 PSM_CONFIG_REG1_EN_REG18_PD = 1<<5,
237 PSM_CONFIG_REG1_EN_PSM_LOAD = 1<<4,
238 PSM_CONFIG_REG1_EN_PSM_HOT_RST = 1<<3,
239 PSM_CONFIG_REG1_EN_PSM_PERST = 1<<2,
240 PSM_CONFIG_REG1_EN_PSM_PCIE_L1 = 1<<1,
241 PSM_CONFIG_REG1_EN_PSM = 1<<0,
242};
243
244
245enum {
246
247 PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK = 0xf<<4,
248 PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE = 4,
249
250 PSM_CONFIG_REG4_DEBUG_TIMER = 1<<1,
251 PSM_CONFIG_REG4_RST_PHY_LINK_DETECT = 1<<0,
252};
253
254
255enum csr_regs {
256 B0_RAP = 0x0000,
257 B0_CTST = 0x0004,
258
259 B0_POWER_CTRL = 0x0007,
260 B0_ISRC = 0x0008,
261 B0_IMSK = 0x000c,
262 B0_HWE_ISRC = 0x0010,
263 B0_HWE_IMSK = 0x0014,
264
265
266 B0_Y2_SP_ISRC2 = 0x001c,
267 B0_Y2_SP_ISRC3 = 0x0020,
268 B0_Y2_SP_EISR = 0x0024,
269 B0_Y2_SP_LISR = 0x0028,
270 B0_Y2_SP_ICR = 0x002c,
271
272 B2_MAC_1 = 0x0100,
273 B2_MAC_2 = 0x0108,
274 B2_MAC_3 = 0x0110,
275 B2_CONN_TYP = 0x0118,
276 B2_PMD_TYP = 0x0119,
277 B2_MAC_CFG = 0x011a,
278 B2_CHIP_ID = 0x011b,
279 B2_E_0 = 0x011c,
280
281 B2_Y2_CLK_GATE = 0x011d,
282 B2_Y2_HW_RES = 0x011e,
283 B2_E_3 = 0x011f,
284 B2_Y2_CLK_CTRL = 0x0120,
285
286 B2_TI_INI = 0x0130,
287 B2_TI_VAL = 0x0134,
288 B2_TI_CTRL = 0x0138,
289 B2_TI_TEST = 0x0139,
290
291 B2_TST_CTRL1 = 0x0158,
292 B2_TST_CTRL2 = 0x0159,
293 B2_GP_IO = 0x015c,
294
295 B2_I2C_CTRL = 0x0160,
296 B2_I2C_DATA = 0x0164,
297 B2_I2C_IRQ = 0x0168,
298 B2_I2C_SW = 0x016c,
299
300 Y2_PEX_PHY_DATA = 0x0170,
301 Y2_PEX_PHY_ADDR = 0x0172,
302
303 B3_RAM_ADDR = 0x0180,
304 B3_RAM_DATA_LO = 0x0184,
305 B3_RAM_DATA_HI = 0x0188,
306
307
308
309
310
311
312
313
314#define RAM_BUFFER(port, reg) (reg | (port <<6))
315
316 B3_RI_WTO_R1 = 0x0190,
317 B3_RI_WTO_XA1 = 0x0191,
318 B3_RI_WTO_XS1 = 0x0192,
319 B3_RI_RTO_R1 = 0x0193,
320 B3_RI_RTO_XA1 = 0x0194,
321 B3_RI_RTO_XS1 = 0x0195,
322 B3_RI_WTO_R2 = 0x0196,
323 B3_RI_WTO_XA2 = 0x0197,
324 B3_RI_WTO_XS2 = 0x0198,
325 B3_RI_RTO_R2 = 0x0199,
326 B3_RI_RTO_XA2 = 0x019a,
327 B3_RI_RTO_XS2 = 0x019b,
328 B3_RI_TO_VAL = 0x019c,
329 B3_RI_CTRL = 0x01a0,
330 B3_RI_TEST = 0x01a2,
331 B3_MA_TOINI_RX1 = 0x01b0,
332 B3_MA_TOINI_RX2 = 0x01b1,
333 B3_MA_TOINI_TX1 = 0x01b2,
334 B3_MA_TOINI_TX2 = 0x01b3,
335 B3_MA_TOVAL_RX1 = 0x01b4,
336 B3_MA_TOVAL_RX2 = 0x01b5,
337 B3_MA_TOVAL_TX1 = 0x01b6,
338 B3_MA_TOVAL_TX2 = 0x01b7,
339 B3_MA_TO_CTRL = 0x01b8,
340 B3_MA_TO_TEST = 0x01ba,
341 B3_MA_RCINI_RX1 = 0x01c0,
342 B3_MA_RCINI_RX2 = 0x01c1,
343 B3_MA_RCINI_TX1 = 0x01c2,
344 B3_MA_RCINI_TX2 = 0x01c3,
345 B3_MA_RCVAL_RX1 = 0x01c4,
346 B3_MA_RCVAL_RX2 = 0x01c5,
347 B3_MA_RCVAL_TX1 = 0x01c6,
348 B3_MA_RCVAL_TX2 = 0x01c7,
349 B3_MA_RC_CTRL = 0x01c8,
350 B3_MA_RC_TEST = 0x01ca,
351 B3_PA_TOINI_RX1 = 0x01d0,
352 B3_PA_TOINI_RX2 = 0x01d4,
353 B3_PA_TOINI_TX1 = 0x01d8,
354 B3_PA_TOINI_TX2 = 0x01dc,
355 B3_PA_TOVAL_RX1 = 0x01e0,
356 B3_PA_TOVAL_RX2 = 0x01e4,
357 B3_PA_TOVAL_TX1 = 0x01e8,
358 B3_PA_TOVAL_TX2 = 0x01ec,
359 B3_PA_CTRL = 0x01f0,
360 B3_PA_TEST = 0x01f2,
361
362 Y2_CFG_SPC = 0x1c00,
363 Y2_CFG_AER = 0x1d00,
364};
365
366
367enum {
368 Y2_VMAIN_AVAIL = 1<<17,
369 Y2_VAUX_AVAIL = 1<<16,
370 Y2_HW_WOL_ON = 1<<15,
371 Y2_HW_WOL_OFF = 1<<14,
372 Y2_ASF_ENABLE = 1<<13,
373 Y2_ASF_DISABLE = 1<<12,
374 Y2_CLK_RUN_ENA = 1<<11,
375 Y2_CLK_RUN_DIS = 1<<10,
376 Y2_LED_STAT_ON = 1<<9,
377 Y2_LED_STAT_OFF = 1<<8,
378
379 CS_ST_SW_IRQ = 1<<7,
380 CS_CL_SW_IRQ = 1<<6,
381 CS_STOP_DONE = 1<<5,
382 CS_STOP_MAST = 1<<4,
383 CS_MRST_CLR = 1<<3,
384 CS_MRST_SET = 1<<2,
385 CS_RST_CLR = 1<<1,
386 CS_RST_SET = 1,
387};
388
389
390enum {
391 PC_VAUX_ENA = 1<<7,
392 PC_VAUX_DIS = 1<<6,
393 PC_VCC_ENA = 1<<5,
394 PC_VCC_DIS = 1<<4,
395 PC_VAUX_ON = 1<<3,
396 PC_VAUX_OFF = 1<<2,
397 PC_VCC_ON = 1<<1,
398 PC_VCC_OFF = 1<<0,
399};
400
401
402
403
404
405
406
407enum {
408 Y2_IS_HW_ERR = 1<<31,
409 Y2_IS_STAT_BMU = 1<<30,
410 Y2_IS_ASF = 1<<29,
411 Y2_IS_CPU_TO = 1<<28,
412 Y2_IS_POLL_CHK = 1<<27,
413 Y2_IS_TWSI_RDY = 1<<26,
414 Y2_IS_IRQ_SW = 1<<25,
415 Y2_IS_TIMINT = 1<<24,
416
417 Y2_IS_IRQ_PHY2 = 1<<12,
418 Y2_IS_IRQ_MAC2 = 1<<11,
419 Y2_IS_CHK_RX2 = 1<<10,
420 Y2_IS_CHK_TXS2 = 1<<9,
421 Y2_IS_CHK_TXA2 = 1<<8,
422
423 Y2_IS_PSM_ACK = 1<<7,
424 Y2_IS_PTP_TIST = 1<<6,
425 Y2_IS_PHY_QLNK = 1<<5,
426
427 Y2_IS_IRQ_PHY1 = 1<<4,
428 Y2_IS_IRQ_MAC1 = 1<<3,
429 Y2_IS_CHK_RX1 = 1<<2,
430 Y2_IS_CHK_TXS1 = 1<<1,
431 Y2_IS_CHK_TXA1 = 1<<0,
432
433 Y2_IS_BASE = Y2_IS_HW_ERR | Y2_IS_STAT_BMU,
434 Y2_IS_PORT_1 = Y2_IS_IRQ_PHY1 | Y2_IS_IRQ_MAC1
435 | Y2_IS_CHK_TXA1 | Y2_IS_CHK_RX1,
436 Y2_IS_PORT_2 = Y2_IS_IRQ_PHY2 | Y2_IS_IRQ_MAC2
437 | Y2_IS_CHK_TXA2 | Y2_IS_CHK_RX2,
438 Y2_IS_ERROR = Y2_IS_HW_ERR |
439 Y2_IS_IRQ_MAC1 | Y2_IS_CHK_TXA1 | Y2_IS_CHK_RX1 |
440 Y2_IS_IRQ_MAC2 | Y2_IS_CHK_TXA2 | Y2_IS_CHK_RX2,
441};
442
443
444enum {
445 IS_ERR_MSK = 0x00003fff,
446
447 IS_IRQ_TIST_OV = 1<<13,
448 IS_IRQ_SENSOR = 1<<12,
449 IS_IRQ_MST_ERR = 1<<11,
450 IS_IRQ_STAT = 1<<10,
451 IS_NO_STAT_M1 = 1<<9,
452 IS_NO_STAT_M2 = 1<<8,
453 IS_NO_TIST_M1 = 1<<7,
454 IS_NO_TIST_M2 = 1<<6,
455 IS_RAM_RD_PAR = 1<<5,
456 IS_RAM_WR_PAR = 1<<4,
457 IS_M1_PAR_ERR = 1<<3,
458 IS_M2_PAR_ERR = 1<<2,
459 IS_R1_PAR_ERR = 1<<1,
460 IS_R2_PAR_ERR = 1<<0,
461};
462
463
464enum {
465 Y2_IS_TIST_OV = 1<<29,
466 Y2_IS_SENSOR = 1<<28,
467 Y2_IS_MST_ERR = 1<<27,
468 Y2_IS_IRQ_STAT = 1<<26,
469 Y2_IS_PCI_EXP = 1<<25,
470 Y2_IS_PCI_NEXP = 1<<24,
471
472 Y2_IS_PAR_RD2 = 1<<13,
473 Y2_IS_PAR_WR2 = 1<<12,
474 Y2_IS_PAR_MAC2 = 1<<11,
475 Y2_IS_PAR_RX2 = 1<<10,
476 Y2_IS_TCP_TXS2 = 1<<9,
477 Y2_IS_TCP_TXA2 = 1<<8,
478
479 Y2_IS_PAR_RD1 = 1<<5,
480 Y2_IS_PAR_WR1 = 1<<4,
481 Y2_IS_PAR_MAC1 = 1<<3,
482 Y2_IS_PAR_RX1 = 1<<2,
483 Y2_IS_TCP_TXS1 = 1<<1,
484 Y2_IS_TCP_TXA1 = 1<<0,
485
486 Y2_HWE_L1_MASK = Y2_IS_PAR_RD1 | Y2_IS_PAR_WR1 | Y2_IS_PAR_MAC1 |
487 Y2_IS_PAR_RX1 | Y2_IS_TCP_TXS1| Y2_IS_TCP_TXA1,
488 Y2_HWE_L2_MASK = Y2_IS_PAR_RD2 | Y2_IS_PAR_WR2 | Y2_IS_PAR_MAC2 |
489 Y2_IS_PAR_RX2 | Y2_IS_TCP_TXS2| Y2_IS_TCP_TXA2,
490
491 Y2_HWE_ALL_MASK = Y2_IS_TIST_OV | Y2_IS_MST_ERR | Y2_IS_IRQ_STAT |
492 Y2_HWE_L1_MASK | Y2_HWE_L2_MASK,
493};
494
495
496enum {
497 DPT_START = 1<<1,
498 DPT_STOP = 1<<0,
499};
500
501
502enum {
503 TST_FRC_DPERR_MR = 1<<7,
504 TST_FRC_DPERR_MW = 1<<6,
505 TST_FRC_DPERR_TR = 1<<5,
506 TST_FRC_DPERR_TW = 1<<4,
507 TST_FRC_APERR_M = 1<<3,
508 TST_FRC_APERR_T = 1<<2,
509 TST_CFG_WRITE_ON = 1<<1,
510 TST_CFG_WRITE_OFF= 1<<0,
511};
512
513
514enum {
515 GLB_GPIO_CLK_DEB_ENA = 1<<31,
516 GLB_GPIO_CLK_DBG_MSK = 0xf<<26,
517
518 GLB_GPIO_INT_RST_D3_DIS = 1<<15,
519 GLB_GPIO_LED_PAD_SPEED_UP = 1<<14,
520 GLB_GPIO_STAT_RACE_DIS = 1<<13,
521 GLB_GPIO_TEST_SEL_MSK = 3<<11,
522 GLB_GPIO_TEST_SEL_BASE = 1<<11,
523 GLB_GPIO_RAND_ENA = 1<<10,
524 GLB_GPIO_RAND_BIT_1 = 1<<9,
525};
526
527
528enum {
529 CFG_CHIP_R_MSK = 0xf<<4,
530
531 CFG_DIS_M2_CLK = 1<<1,
532 CFG_SNG_MAC = 1<<0,
533};
534
535
536enum {
537 CHIP_ID_YUKON_XL = 0xb3,
538 CHIP_ID_YUKON_EC_U = 0xb4,
539 CHIP_ID_YUKON_EX = 0xb5,
540 CHIP_ID_YUKON_EC = 0xb6,
541 CHIP_ID_YUKON_FE = 0xb7,
542 CHIP_ID_YUKON_FE_P = 0xb8,
543 CHIP_ID_YUKON_SUPR = 0xb9,
544 CHIP_ID_YUKON_UL_2 = 0xba,
545 CHIP_ID_YUKON_OPT = 0xbc,
546 CHIP_ID_YUKON_PRM = 0xbd,
547 CHIP_ID_YUKON_OP_2 = 0xbe,
548};
549
550enum yukon_xl_rev {
551 CHIP_REV_YU_XL_A0 = 0,
552 CHIP_REV_YU_XL_A1 = 1,
553 CHIP_REV_YU_XL_A2 = 2,
554 CHIP_REV_YU_XL_A3 = 3,
555};
556
557enum yukon_ec_rev {
558 CHIP_REV_YU_EC_A1 = 0,
559 CHIP_REV_YU_EC_A2 = 1,
560 CHIP_REV_YU_EC_A3 = 2,
561};
562enum yukon_ec_u_rev {
563 CHIP_REV_YU_EC_U_A0 = 1,
564 CHIP_REV_YU_EC_U_A1 = 2,
565 CHIP_REV_YU_EC_U_B0 = 3,
566 CHIP_REV_YU_EC_U_B1 = 5,
567};
568enum yukon_fe_rev {
569 CHIP_REV_YU_FE_A1 = 1,
570 CHIP_REV_YU_FE_A2 = 2,
571};
572enum yukon_fe_p_rev {
573 CHIP_REV_YU_FE2_A0 = 0,
574};
575enum yukon_ex_rev {
576 CHIP_REV_YU_EX_A0 = 1,
577 CHIP_REV_YU_EX_B0 = 2,
578};
579enum yukon_supr_rev {
580 CHIP_REV_YU_SU_A0 = 0,
581 CHIP_REV_YU_SU_B0 = 1,
582 CHIP_REV_YU_SU_B1 = 3,
583};
584
585enum yukon_prm_rev {
586 CHIP_REV_YU_PRM_Z1 = 1,
587 CHIP_REV_YU_PRM_A0 = 2,
588};
589
590
591enum {
592 Y2_STATUS_LNK2_INAC = 1<<7,
593 Y2_CLK_GAT_LNK2_DIS = 1<<6,
594 Y2_COR_CLK_LNK2_DIS = 1<<5,
595 Y2_PCI_CLK_LNK2_DIS = 1<<4,
596 Y2_STATUS_LNK1_INAC = 1<<3,
597 Y2_CLK_GAT_LNK1_DIS = 1<<2,
598 Y2_COR_CLK_LNK1_DIS = 1<<1,
599 Y2_PCI_CLK_LNK1_DIS = 1<<0,
600};
601
602
603enum {
604 CFG_LED_MODE_MSK = 7<<2,
605 CFG_LINK_2_AVAIL = 1<<1,
606 CFG_LINK_1_AVAIL = 1<<0,
607};
608#define CFG_LED_MODE(x) (((x) & CFG_LED_MODE_MSK) >> 2)
609#define CFG_DUAL_MAC_MSK (CFG_LINK_2_AVAIL | CFG_LINK_1_AVAIL)
610
611
612
613enum {
614 Y2_CLK_DIV_VAL_MSK = 0xff<<16,
615#define Y2_CLK_DIV_VAL(x) (((x)<<16) & Y2_CLK_DIV_VAL_MSK)
616 Y2_CLK_DIV_VAL2_MSK = 7<<21,
617 Y2_CLK_SELECT2_MSK = 0x1f<<16,
618#define Y2_CLK_DIV_VAL_2(x) (((x)<<21) & Y2_CLK_DIV_VAL2_MSK)
619#define Y2_CLK_SEL_VAL_2(x) (((x)<<16) & Y2_CLK_SELECT2_MSK)
620 Y2_CLK_DIV_ENA = 1<<1,
621 Y2_CLK_DIV_DIS = 1<<0,
622};
623
624
625
626enum {
627 TIM_START = 1<<2,
628 TIM_STOP = 1<<1,
629 TIM_CLR_IRQ = 1<<0,
630};
631
632
633
634
635enum {
636 TIM_T_ON = 1<<2,
637 TIM_T_OFF = 1<<1,
638 TIM_T_STEP = 1<<0,
639};
640
641
642enum {
643 PEX_RD_ACCESS = 1<<31,
644 PEX_DB_ACCESS = 1<<30,
645};
646
647
648
649#define RAM_ADR_RAN 0x0007ffffL
650
651
652
653enum {
654 RI_CLR_RD_PERR = 1<<9,
655 RI_CLR_WR_PERR = 1<<8,
656
657 RI_RST_CLR = 1<<1,
658 RI_RST_SET = 1<<0,
659};
660
661#define SK_RI_TO_53 36
662
663
664
665#define SK_REG(port,reg) (((port)<<7)+(reg))
666
667
668
669
670
671
672
673#define TXA_MAX_VAL 0x00ffffffUL
674
675
676enum {
677 TXA_ENA_FSYNC = 1<<7,
678 TXA_DIS_FSYNC = 1<<6,
679 TXA_ENA_ALLOC = 1<<5,
680 TXA_DIS_ALLOC = 1<<4,
681 TXA_START_RC = 1<<3,
682 TXA_STOP_RC = 1<<2,
683 TXA_ENA_ARB = 1<<1,
684 TXA_DIS_ARB = 1<<0,
685};
686
687
688
689
690
691enum {
692 TXA_ITI_INI = 0x0200,
693 TXA_ITI_VAL = 0x0204,
694 TXA_LIM_INI = 0x0208,
695 TXA_LIM_VAL = 0x020c,
696 TXA_CTRL = 0x0210,
697 TXA_TEST = 0x0211,
698 TXA_STAT = 0x0212,
699
700 RSS_KEY = 0x0220,
701 RSS_CFG = 0x0248,
702};
703
704enum {
705 HASH_TCP_IPV6_EX_CTRL = 1<<5,
706 HASH_IPV6_EX_CTRL = 1<<4,
707 HASH_TCP_IPV6_CTRL = 1<<3,
708 HASH_IPV6_CTRL = 1<<2,
709 HASH_TCP_IPV4_CTRL = 1<<1,
710 HASH_IPV4_CTRL = 1<<0,
711
712 HASH_ALL = 0x3f,
713};
714
715enum {
716 B6_EXT_REG = 0x0300,
717 B7_CFG_SPC = 0x0380,
718 B8_RQ1_REGS = 0x0400,
719 B8_RQ2_REGS = 0x0480,
720 B8_TS1_REGS = 0x0600,
721 B8_TA1_REGS = 0x0680,
722 B8_TS2_REGS = 0x0700,
723 B8_TA2_REGS = 0x0780,
724 B16_RAM_REGS = 0x0800,
725};
726
727
728enum {
729 B8_Q_REGS = 0x0400,
730 Q_D = 0x00,
731 Q_VLAN = 0x20,
732 Q_DONE = 0x24,
733 Q_AC_L = 0x28,
734 Q_AC_H = 0x2c,
735 Q_BC = 0x30,
736 Q_CSR = 0x34,
737 Q_TEST = 0x38,
738
739
740 Q_WM = 0x40,
741 Q_AL = 0x42,
742 Q_RSP = 0x44,
743 Q_RSL = 0x46,
744 Q_RP = 0x48,
745 Q_RL = 0x4a,
746 Q_WP = 0x4c,
747 Q_WSP = 0x4d,
748 Q_WL = 0x4e,
749 Q_WSL = 0x4f,
750};
751#define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))
752
753
754enum {
755
756 F_TX_CHK_AUTO_OFF = 1<<31,
757 F_TX_CHK_AUTO_ON = 1<<30,
758
759
760 F_M_RX_RAM_DIS = 1<<24,
761
762
763};
764
765
766enum {
767 Y2_B8_PREF_REGS = 0x0450,
768
769 PREF_UNIT_CTRL = 0x00,
770 PREF_UNIT_LAST_IDX = 0x04,
771 PREF_UNIT_ADDR_LO = 0x08,
772 PREF_UNIT_ADDR_HI = 0x0c,
773 PREF_UNIT_GET_IDX = 0x10,
774 PREF_UNIT_PUT_IDX = 0x14,
775 PREF_UNIT_FIFO_WP = 0x20,
776 PREF_UNIT_FIFO_RP = 0x24,
777 PREF_UNIT_FIFO_WM = 0x28,
778 PREF_UNIT_FIFO_LEV = 0x2c,
779
780 PREF_UNIT_MASK_IDX = 0x0fff,
781};
782#define Y2_QADDR(q,reg) (Y2_B8_PREF_REGS + (q) + (reg))
783
784
785enum {
786
787 RB_START = 0x00,
788 RB_END = 0x04,
789 RB_WP = 0x08,
790 RB_RP = 0x0c,
791 RB_RX_UTPP = 0x10,
792 RB_RX_LTPP = 0x14,
793 RB_RX_UTHP = 0x18,
794 RB_RX_LTHP = 0x1c,
795
796 RB_PC = 0x20,
797 RB_LEV = 0x24,
798 RB_CTRL = 0x28,
799 RB_TST1 = 0x29,
800 RB_TST2 = 0x2a,
801};
802
803
804enum {
805 Q_R1 = 0x0000,
806 Q_R2 = 0x0080,
807 Q_XS1 = 0x0200,
808 Q_XA1 = 0x0280,
809 Q_XS2 = 0x0300,
810 Q_XA2 = 0x0380,
811};
812
813
814enum {
815 PHY_ADDR_MARV = 0,
816};
817
818#define RB_ADDR(offs, queue) ((u16) B16_RAM_REGS + (queue) + (offs))
819
820
821enum {
822 LNK_SYNC_INI = 0x0c30,
823 LNK_SYNC_VAL = 0x0c34,
824 LNK_SYNC_CTRL = 0x0c38,
825 LNK_SYNC_TST = 0x0c39,
826
827 LNK_LED_REG = 0x0c3c,
828
829
830
831 RX_GMF_EA = 0x0c40,
832 RX_GMF_AF_THR = 0x0c44,
833 RX_GMF_CTRL_T = 0x0c48,
834 RX_GMF_FL_MSK = 0x0c4c,
835 RX_GMF_FL_THR = 0x0c50,
836 RX_GMF_FL_CTRL = 0x0c52,
837 RX_GMF_TR_THR = 0x0c54,
838 RX_GMF_UP_THR = 0x0c58,
839 RX_GMF_LP_THR = 0x0c5a,
840 RX_GMF_VLAN = 0x0c5c,
841 RX_GMF_WP = 0x0c60,
842
843 RX_GMF_WLEV = 0x0c68,
844
845 RX_GMF_RP = 0x0c70,
846
847 RX_GMF_RLEV = 0x0c78,
848};
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863enum {
864 BMU_IDLE = 1<<31,
865 BMU_RX_TCP_PKT = 1<<30,
866 BMU_RX_IP_PKT = 1<<29,
867
868 BMU_ENA_RX_RSS_HASH = 1<<15,
869 BMU_DIS_RX_RSS_HASH = 1<<14,
870 BMU_ENA_RX_CHKSUM = 1<<13,
871 BMU_DIS_RX_CHKSUM = 1<<12,
872 BMU_CLR_IRQ_PAR = 1<<11,
873 BMU_CLR_IRQ_TCP = 1<<11,
874 BMU_CLR_IRQ_CHK = 1<<10,
875 BMU_STOP = 1<<9,
876 BMU_START = 1<<8,
877 BMU_FIFO_OP_ON = 1<<7,
878 BMU_FIFO_OP_OFF = 1<<6,
879 BMU_FIFO_ENA = 1<<5,
880 BMU_FIFO_RST = 1<<4,
881 BMU_OP_ON = 1<<3,
882 BMU_OP_OFF = 1<<2,
883 BMU_RST_CLR = 1<<1,
884 BMU_RST_SET = 1<<0,
885
886 BMU_CLR_RESET = BMU_FIFO_RST | BMU_OP_OFF | BMU_RST_CLR,
887 BMU_OPER_INIT = BMU_CLR_IRQ_PAR | BMU_CLR_IRQ_CHK | BMU_START |
888 BMU_FIFO_ENA | BMU_OP_ON,
889
890 BMU_WM_DEFAULT = 0x600,
891 BMU_WM_PEX = 0x80,
892};
893
894
895
896enum {
897 BMU_TX_IPIDINCR_ON = 1<<13,
898 BMU_TX_IPIDINCR_OFF = 1<<12,
899 BMU_TX_CLR_IRQ_TCP = 1<<11,
900};
901
902
903enum {
904 TBMU_TEST_BMU_TX_CHK_AUTO_OFF = 1<<31,
905 TBMU_TEST_BMU_TX_CHK_AUTO_ON = 1<<30,
906 TBMU_TEST_HOME_ADD_PAD_FIX1_EN = 1<<29,
907 TBMU_TEST_HOME_ADD_PAD_FIX1_DIS = 1<<28,
908 TBMU_TEST_ROUTING_ADD_FIX_EN = 1<<27,
909 TBMU_TEST_ROUTING_ADD_FIX_DIS = 1<<26,
910 TBMU_TEST_HOME_ADD_FIX_EN = 1<<25,
911 TBMU_TEST_HOME_ADD_FIX_DIS = 1<<24,
912
913 TBMU_TEST_TEST_RSPTR_ON = 1<<22,
914 TBMU_TEST_TEST_RSPTR_OFF = 1<<21,
915 TBMU_TEST_TESTSTEP_RSPTR = 1<<20,
916
917 TBMU_TEST_TEST_RPTR_ON = 1<<18,
918 TBMU_TEST_TEST_RPTR_OFF = 1<<17,
919 TBMU_TEST_TESTSTEP_RPTR = 1<<16,
920
921 TBMU_TEST_TEST_WSPTR_ON = 1<<14,
922 TBMU_TEST_TEST_WSPTR_OFF = 1<<13,
923 TBMU_TEST_TESTSTEP_WSPTR = 1<<12,
924
925 TBMU_TEST_TEST_WPTR_ON = 1<<10,
926 TBMU_TEST_TEST_WPTR_OFF = 1<<9,
927 TBMU_TEST_TESTSTEP_WPTR = 1<<8,
928
929 TBMU_TEST_TEST_REQ_NB_ON = 1<<6,
930 TBMU_TEST_TEST_REQ_NB_OFF = 1<<5,
931 TBMU_TEST_TESTSTEP_REQ_NB = 1<<4,
932
933 TBMU_TEST_TEST_DONE_IDX_ON = 1<<2,
934 TBMU_TEST_TEST_DONE_IDX_OFF = 1<<1,
935 TBMU_TEST_TESTSTEP_DONE_IDX = 1<<0,
936};
937
938
939
940enum {
941 PREF_UNIT_OP_ON = 1<<3,
942 PREF_UNIT_OP_OFF = 1<<2,
943 PREF_UNIT_RST_CLR = 1<<1,
944 PREF_UNIT_RST_SET = 1<<0,
945};
946
947
948
949
950
951
952
953
954
955
956
957
958
959#define RB_MSK 0x0007ffff
960
961
962
963
964enum {
965 RB_ENA_STFWD = 1<<5,
966 RB_DIS_STFWD = 1<<4,
967 RB_ENA_OP_MD = 1<<3,
968 RB_DIS_OP_MD = 1<<2,
969 RB_RST_CLR = 1<<1,
970 RB_RST_SET = 1<<0,
971};
972
973
974
975enum {
976 TX_GMF_EA = 0x0d40,
977 TX_GMF_AE_THR = 0x0d44,
978 TX_GMF_CTRL_T = 0x0d48,
979
980 TX_GMF_WP = 0x0d60,
981 TX_GMF_WSP = 0x0d64,
982 TX_GMF_WLEV = 0x0d68,
983
984 TX_GMF_RP = 0x0d70,
985 TX_GMF_RSTP = 0x0d74,
986 TX_GMF_RLEV = 0x0d78,
987
988
989 ECU_AE_THR = 0x0070,
990 ECU_TXFF_LEV = 0x01a0,
991 ECU_JUMBO_WM = 0x0080,
992};
993
994
995enum {
996 B28_DPT_INI = 0x0e00,
997 B28_DPT_VAL = 0x0e04,
998 B28_DPT_CTRL = 0x0e08,
999
1000 B28_DPT_TST = 0x0e0a,
1001};
1002
1003
1004enum {
1005 GMAC_TI_ST_VAL = 0x0e14,
1006 GMAC_TI_ST_CTRL = 0x0e18,
1007 GMAC_TI_ST_TST = 0x0e1a,
1008};
1009
1010
1011enum {
1012 POLL_CTRL = 0x0e20,
1013 POLL_LAST_IDX = 0x0e24,
1014
1015 POLL_LIST_ADDR_LO= 0x0e28,
1016 POLL_LIST_ADDR_HI= 0x0e2c,
1017};
1018
1019enum {
1020 SMB_CFG = 0x0e40,
1021 SMB_CSR = 0x0e44,
1022};
1023
1024enum {
1025 CPU_WDOG = 0x0e48,
1026 CPU_CNTR = 0x0e4C,
1027 CPU_TIM = 0x0e50,
1028 CPU_AHB_ADDR = 0x0e54,
1029 CPU_AHB_WDATA = 0x0e58,
1030 CPU_AHB_RDATA = 0x0e5C,
1031 HCU_MAP_BASE = 0x0e60,
1032 CPU_AHB_CTRL = 0x0e64,
1033 HCU_CCSR = 0x0e68,
1034 HCU_HCSR = 0x0e6C,
1035};
1036
1037
1038enum {
1039 B28_Y2_SMB_CONFIG = 0x0e40,
1040 B28_Y2_SMB_CSD_REG = 0x0e44,
1041 B28_Y2_ASF_IRQ_V_BASE=0x0e60,
1042
1043 B28_Y2_ASF_STAT_CMD= 0x0e68,
1044 B28_Y2_ASF_HOST_COM= 0x0e6c,
1045 B28_Y2_DATA_REG_1 = 0x0e70,
1046 B28_Y2_DATA_REG_2 = 0x0e74,
1047 B28_Y2_DATA_REG_3 = 0x0e78,
1048 B28_Y2_DATA_REG_4 = 0x0e7c,
1049};
1050
1051
1052enum {
1053 STAT_CTRL = 0x0e80,
1054 STAT_LAST_IDX = 0x0e84,
1055
1056 STAT_LIST_ADDR_LO= 0x0e88,
1057 STAT_LIST_ADDR_HI= 0x0e8c,
1058 STAT_TXA1_RIDX = 0x0e90,
1059 STAT_TXS1_RIDX = 0x0e92,
1060 STAT_TXA2_RIDX = 0x0e94,
1061 STAT_TXS2_RIDX = 0x0e96,
1062 STAT_TX_IDX_TH = 0x0e98,
1063 STAT_PUT_IDX = 0x0e9c,
1064
1065
1066 STAT_FIFO_WP = 0x0ea0,
1067 STAT_FIFO_RP = 0x0ea4,
1068 STAT_FIFO_RSP = 0x0ea6,
1069 STAT_FIFO_LEVEL = 0x0ea8,
1070 STAT_FIFO_SHLVL = 0x0eaa,
1071 STAT_FIFO_WM = 0x0eac,
1072 STAT_FIFO_ISR_WM= 0x0ead,
1073
1074
1075 STAT_LEV_TIMER_INI= 0x0eb0,
1076 STAT_LEV_TIMER_CNT= 0x0eb4,
1077 STAT_LEV_TIMER_CTRL= 0x0eb8,
1078 STAT_LEV_TIMER_TEST= 0x0eb9,
1079 STAT_TX_TIMER_INI = 0x0ec0,
1080 STAT_TX_TIMER_CNT = 0x0ec4,
1081 STAT_TX_TIMER_CTRL = 0x0ec8,
1082 STAT_TX_TIMER_TEST = 0x0ec9,
1083 STAT_ISR_TIMER_INI = 0x0ed0,
1084 STAT_ISR_TIMER_CNT = 0x0ed4,
1085 STAT_ISR_TIMER_CTRL= 0x0ed8,
1086 STAT_ISR_TIMER_TEST= 0x0ed9,
1087};
1088
1089enum {
1090 LINKLED_OFF = 0x01,
1091 LINKLED_ON = 0x02,
1092 LINKLED_LINKSYNC_OFF = 0x04,
1093 LINKLED_LINKSYNC_ON = 0x08,
1094 LINKLED_BLINK_OFF = 0x10,
1095 LINKLED_BLINK_ON = 0x20,
1096};
1097
1098
1099enum {
1100 GMAC_CTRL = 0x0f00,
1101 GPHY_CTRL = 0x0f04,
1102 GMAC_IRQ_SRC = 0x0f08,
1103 GMAC_IRQ_MSK = 0x0f0c,
1104 GMAC_LINK_CTRL = 0x0f10,
1105
1106
1107 WOL_CTRL_STAT = 0x0f20,
1108 WOL_MATCH_CTL = 0x0f22,
1109 WOL_MATCH_RES = 0x0f23,
1110 WOL_MAC_ADDR = 0x0f24,
1111 WOL_PATT_RPTR = 0x0f2c,
1112
1113
1114 WOL_PATT_LEN_LO = 0x0f30,
1115 WOL_PATT_LEN_HI = 0x0f34,
1116
1117
1118 WOL_PATT_CNT_0 = 0x0f38,
1119 WOL_PATT_CNT_4 = 0x0f3c,
1120};
1121#define WOL_REGS(port, x) (x + (port)*0x80)
1122
1123enum {
1124 WOL_PATT_RAM_1 = 0x1000,
1125 WOL_PATT_RAM_2 = 0x1400,
1126};
1127#define WOL_PATT_RAM_BASE(port) (WOL_PATT_RAM_1 + (port)*0x400)
1128
1129enum {
1130 BASE_GMAC_1 = 0x2800,
1131 BASE_GMAC_2 = 0x3800,
1132};
1133
1134
1135
1136
1137enum {
1138 PHY_MARV_CTRL = 0x00,
1139 PHY_MARV_STAT = 0x01,
1140 PHY_MARV_ID0 = 0x02,
1141 PHY_MARV_ID1 = 0x03,
1142 PHY_MARV_AUNE_ADV = 0x04,
1143 PHY_MARV_AUNE_LP = 0x05,
1144 PHY_MARV_AUNE_EXP = 0x06,
1145 PHY_MARV_NEPG = 0x07,
1146 PHY_MARV_NEPG_LP = 0x08,
1147
1148 PHY_MARV_1000T_CTRL = 0x09,
1149 PHY_MARV_1000T_STAT = 0x0a,
1150 PHY_MARV_EXT_STAT = 0x0f,
1151 PHY_MARV_PHY_CTRL = 0x10,
1152 PHY_MARV_PHY_STAT = 0x11,
1153 PHY_MARV_INT_MASK = 0x12,
1154 PHY_MARV_INT_STAT = 0x13,
1155 PHY_MARV_EXT_CTRL = 0x14,
1156 PHY_MARV_RXE_CNT = 0x15,
1157 PHY_MARV_EXT_ADR = 0x16,
1158 PHY_MARV_PORT_IRQ = 0x17,
1159 PHY_MARV_LED_CTRL = 0x18,
1160 PHY_MARV_LED_OVER = 0x19,
1161 PHY_MARV_EXT_CTRL_2 = 0x1a,
1162 PHY_MARV_EXT_P_STAT = 0x1b,
1163 PHY_MARV_CABLE_DIAG = 0x1c,
1164 PHY_MARV_PAGE_ADDR = 0x1d,
1165 PHY_MARV_PAGE_DATA = 0x1e,
1166
1167
1168 PHY_MARV_FE_LED_PAR = 0x16,
1169 PHY_MARV_FE_LED_SER = 0x17,
1170 PHY_MARV_FE_VCT_TX = 0x1a,
1171 PHY_MARV_FE_VCT_RX = 0x1b,
1172 PHY_MARV_FE_SPEC_2 = 0x1c,
1173};
1174
1175enum {
1176 PHY_CT_RESET = 1<<15,
1177 PHY_CT_LOOP = 1<<14,
1178 PHY_CT_SPS_LSB = 1<<13,
1179 PHY_CT_ANE = 1<<12,
1180 PHY_CT_PDOWN = 1<<11,
1181 PHY_CT_ISOL = 1<<10,
1182 PHY_CT_RE_CFG = 1<<9,
1183 PHY_CT_DUP_MD = 1<<8,
1184 PHY_CT_COL_TST = 1<<7,
1185 PHY_CT_SPS_MSB = 1<<6,
1186};
1187
1188enum {
1189 PHY_CT_SP1000 = PHY_CT_SPS_MSB,
1190 PHY_CT_SP100 = PHY_CT_SPS_LSB,
1191 PHY_CT_SP10 = 0,
1192};
1193
1194enum {
1195 PHY_ST_EXT_ST = 1<<8,
1196
1197 PHY_ST_PRE_SUP = 1<<6,
1198 PHY_ST_AN_OVER = 1<<5,
1199 PHY_ST_REM_FLT = 1<<4,
1200 PHY_ST_AN_CAP = 1<<3,
1201 PHY_ST_LSYNC = 1<<2,
1202 PHY_ST_JAB_DET = 1<<1,
1203 PHY_ST_EXT_REG = 1<<0,
1204};
1205
1206enum {
1207 PHY_I1_OUI_MSK = 0x3f<<10,
1208 PHY_I1_MOD_NUM = 0x3f<<4,
1209 PHY_I1_REV_MSK = 0xf,
1210};
1211
1212
1213enum {
1214 PHY_MARV_ID0_VAL= 0x0141,
1215
1216 PHY_BCOM_ID1_A1 = 0x6041,
1217 PHY_BCOM_ID1_B2 = 0x6043,
1218 PHY_BCOM_ID1_C0 = 0x6044,
1219 PHY_BCOM_ID1_C5 = 0x6047,
1220
1221 PHY_MARV_ID1_B0 = 0x0C23,
1222 PHY_MARV_ID1_B2 = 0x0C25,
1223 PHY_MARV_ID1_C2 = 0x0CC2,
1224 PHY_MARV_ID1_Y2 = 0x0C91,
1225 PHY_MARV_ID1_FE = 0x0C83,
1226 PHY_MARV_ID1_ECU= 0x0CB0,
1227};
1228
1229
1230enum {
1231 PHY_AN_NXT_PG = 1<<15,
1232 PHY_AN_ACK = 1<<14,
1233 PHY_AN_RF = 1<<13,
1234
1235 PHY_AN_PAUSE_ASYM = 1<<11,
1236 PHY_AN_PAUSE_CAP = 1<<10,
1237 PHY_AN_100BASE4 = 1<<9,
1238 PHY_AN_100FULL = 1<<8,
1239 PHY_AN_100HALF = 1<<7,
1240 PHY_AN_10FULL = 1<<6,
1241 PHY_AN_10HALF = 1<<5,
1242 PHY_AN_CSMA = 1<<0,
1243 PHY_AN_SEL = 0x1f,
1244 PHY_AN_FULL = PHY_AN_100FULL | PHY_AN_10FULL | PHY_AN_CSMA,
1245 PHY_AN_ALL = PHY_AN_10HALF | PHY_AN_10FULL |
1246 PHY_AN_100HALF | PHY_AN_100FULL,
1247};
1248
1249
1250
1251enum {
1252 PHY_B_1000S_MSF = 1<<15,
1253 PHY_B_1000S_MSR = 1<<14,
1254 PHY_B_1000S_LRS = 1<<13,
1255 PHY_B_1000S_RRS = 1<<12,
1256 PHY_B_1000S_LP_FD = 1<<11,
1257 PHY_B_1000S_LP_HD = 1<<10,
1258
1259 PHY_B_1000S_IEC = 0xff,
1260};
1261
1262
1263enum {
1264 PHY_M_AN_NXT_PG = 1<<15,
1265 PHY_M_AN_ACK = 1<<14,
1266 PHY_M_AN_RF = 1<<13,
1267
1268 PHY_M_AN_ASP = 1<<11,
1269 PHY_M_AN_PC = 1<<10,
1270 PHY_M_AN_100_T4 = 1<<9,
1271 PHY_M_AN_100_FD = 1<<8,
1272 PHY_M_AN_100_HD = 1<<7,
1273 PHY_M_AN_10_FD = 1<<6,
1274 PHY_M_AN_10_HD = 1<<5,
1275 PHY_M_AN_SEL_MSK =0x1f<<4,
1276};
1277
1278
1279enum {
1280 PHY_M_AN_ASP_X = 1<<8,
1281 PHY_M_AN_PC_X = 1<<7,
1282 PHY_M_AN_1000X_AHD = 1<<6,
1283 PHY_M_AN_1000X_AFD = 1<<5,
1284};
1285
1286
1287enum {
1288 PHY_M_P_NO_PAUSE_X = 0<<7,
1289 PHY_M_P_SYM_MD_X = 1<<7,
1290 PHY_M_P_ASYM_MD_X = 2<<7,
1291 PHY_M_P_BOTH_MD_X = 3<<7,
1292};
1293
1294
1295enum {
1296 PHY_M_1000C_TEST = 7<<13,
1297 PHY_M_1000C_MSE = 1<<12,
1298 PHY_M_1000C_MSC = 1<<11,
1299 PHY_M_1000C_MPD = 1<<10,
1300 PHY_M_1000C_AFD = 1<<9,
1301 PHY_M_1000C_AHD = 1<<8,
1302};
1303
1304
1305enum {
1306 PHY_M_PC_TX_FFD_MSK = 3<<14,
1307 PHY_M_PC_RX_FFD_MSK = 3<<12,
1308 PHY_M_PC_ASS_CRS_TX = 1<<11,
1309 PHY_M_PC_FL_GOOD = 1<<10,
1310 PHY_M_PC_EN_DET_MSK = 3<<8,
1311 PHY_M_PC_ENA_EXT_D = 1<<7,
1312 PHY_M_PC_MDIX_MSK = 3<<5,
1313 PHY_M_PC_DIS_125CLK = 1<<4,
1314 PHY_M_PC_MAC_POW_UP = 1<<3,
1315 PHY_M_PC_SQE_T_ENA = 1<<2,
1316 PHY_M_PC_POL_R_DIS = 1<<1,
1317 PHY_M_PC_DIS_JABBER = 1<<0,
1318};
1319
1320enum {
1321 PHY_M_PC_EN_DET = 2<<8,
1322 PHY_M_PC_EN_DET_PLUS = 3<<8,
1323};
1324
1325#define PHY_M_PC_MDI_XMODE(x) (((u16)(x)<<5) & PHY_M_PC_MDIX_MSK)
1326
1327enum {
1328 PHY_M_PC_MAN_MDI = 0,
1329 PHY_M_PC_MAN_MDIX = 1,
1330 PHY_M_PC_ENA_AUTO = 3,
1331};
1332
1333
1334enum {
1335 PHY_M_PC_COP_TX_DIS = 1<<3,
1336 PHY_M_PC_POW_D_ENA = 1<<2,
1337};
1338
1339
1340enum {
1341 PHY_M_PC_ENA_DTE_DT = 1<<15,
1342 PHY_M_PC_ENA_ENE_DT = 1<<14,
1343 PHY_M_PC_DIS_NLP_CK = 1<<13,
1344 PHY_M_PC_ENA_LIP_NP = 1<<12,
1345 PHY_M_PC_DIS_NLP_GN = 1<<11,
1346
1347 PHY_M_PC_DIS_SCRAMB = 1<<9,
1348 PHY_M_PC_DIS_FEFI = 1<<8,
1349
1350 PHY_M_PC_SH_TP_SEL = 1<<6,
1351 PHY_M_PC_RX_FD_MSK = 3<<2,
1352};
1353
1354
1355enum {
1356 PHY_M_PS_SPEED_MSK = 3<<14,
1357 PHY_M_PS_SPEED_1000 = 1<<15,
1358 PHY_M_PS_SPEED_100 = 1<<14,
1359 PHY_M_PS_SPEED_10 = 0,
1360 PHY_M_PS_FULL_DUP = 1<<13,
1361 PHY_M_PS_PAGE_REC = 1<<12,
1362 PHY_M_PS_SPDUP_RES = 1<<11,
1363 PHY_M_PS_LINK_UP = 1<<10,
1364 PHY_M_PS_CABLE_MSK = 7<<7,
1365 PHY_M_PS_MDI_X_STAT = 1<<6,
1366 PHY_M_PS_DOWNS_STAT = 1<<5,
1367 PHY_M_PS_ENDET_STAT = 1<<4,
1368 PHY_M_PS_TX_P_EN = 1<<3,
1369 PHY_M_PS_RX_P_EN = 1<<2,
1370 PHY_M_PS_POL_REV = 1<<1,
1371 PHY_M_PS_JABBER = 1<<0,
1372};
1373
1374#define PHY_M_PS_PAUSE_MSK (PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)
1375
1376
1377enum {
1378 PHY_M_PS_DTE_DETECT = 1<<15,
1379 PHY_M_PS_RES_SPEED = 1<<14,
1380};
1381
1382enum {
1383 PHY_M_IS_AN_ERROR = 1<<15,
1384 PHY_M_IS_LSP_CHANGE = 1<<14,
1385 PHY_M_IS_DUP_CHANGE = 1<<13,
1386 PHY_M_IS_AN_PR = 1<<12,
1387 PHY_M_IS_AN_COMPL = 1<<11,
1388 PHY_M_IS_LST_CHANGE = 1<<10,
1389 PHY_M_IS_SYMB_ERROR = 1<<9,
1390 PHY_M_IS_FALSE_CARR = 1<<8,
1391 PHY_M_IS_FIFO_ERROR = 1<<7,
1392 PHY_M_IS_MDI_CHANGE = 1<<6,
1393 PHY_M_IS_DOWNSH_DET = 1<<5,
1394 PHY_M_IS_END_CHANGE = 1<<4,
1395
1396 PHY_M_IS_DTE_CHANGE = 1<<2,
1397 PHY_M_IS_POL_CHANGE = 1<<1,
1398 PHY_M_IS_JABBER = 1<<0,
1399
1400 PHY_M_DEF_MSK = PHY_M_IS_LSP_CHANGE | PHY_M_IS_LST_CHANGE
1401 | PHY_M_IS_DUP_CHANGE,
1402 PHY_M_AN_MSK = PHY_M_IS_AN_ERROR | PHY_M_IS_AN_COMPL,
1403};
1404
1405
1406
1407enum {
1408 PHY_M_EC_ENA_BC_EXT = 1<<15,
1409 PHY_M_EC_ENA_LIN_LB = 1<<14,
1410
1411 PHY_M_EC_DIS_LINK_P = 1<<12,
1412 PHY_M_EC_M_DSC_MSK = 3<<10,
1413
1414 PHY_M_EC_S_DSC_MSK = 3<<8,
1415
1416 PHY_M_EC_M_DSC_MSK2 = 7<<9,
1417
1418 PHY_M_EC_DOWN_S_ENA = 1<<8,
1419
1420 PHY_M_EC_RX_TIM_CT = 1<<7,
1421 PHY_M_EC_MAC_S_MSK = 7<<4,
1422 PHY_M_EC_FIB_AN_ENA = 1<<3,
1423 PHY_M_EC_DTE_D_ENA = 1<<2,
1424 PHY_M_EC_TX_TIM_CT = 1<<1,
1425 PHY_M_EC_TRANS_DIS = 1<<0,
1426
1427 PHY_M_10B_TE_ENABLE = 1<<7,
1428};
1429#define PHY_M_EC_M_DSC(x) ((u16)(x)<<10 & PHY_M_EC_M_DSC_MSK)
1430
1431#define PHY_M_EC_S_DSC(x) ((u16)(x)<<8 & PHY_M_EC_S_DSC_MSK)
1432
1433#define PHY_M_EC_DSC_2(x) ((u16)(x)<<9 & PHY_M_EC_M_DSC_MSK2)
1434
1435#define PHY_M_EC_MAC_S(x) ((u16)(x)<<4 & PHY_M_EC_MAC_S_MSK)
1436
1437
1438
1439enum {
1440 PHY_M_PC_DIS_LINK_Pa = 1<<15,
1441 PHY_M_PC_DSC_MSK = 7<<12,
1442 PHY_M_PC_DOWN_S_ENA = 1<<11,
1443};
1444
1445
1446#define PHY_M_PC_DSC(x) (((u16)(x)<<12) & PHY_M_PC_DSC_MSK)
1447
1448enum {
1449 MAC_TX_CLK_0_MHZ = 2,
1450 MAC_TX_CLK_2_5_MHZ = 6,
1451 MAC_TX_CLK_25_MHZ = 7,
1452};
1453
1454
1455enum {
1456 PHY_M_LEDC_DIS_LED = 1<<15,
1457 PHY_M_LEDC_PULS_MSK = 7<<12,
1458 PHY_M_LEDC_F_INT = 1<<11,
1459 PHY_M_LEDC_BL_R_MSK = 7<<8,
1460 PHY_M_LEDC_DP_C_LSB = 1<<7,
1461 PHY_M_LEDC_TX_C_LSB = 1<<6,
1462 PHY_M_LEDC_LK_C_MSK = 7<<3,
1463
1464};
1465
1466enum {
1467 PHY_M_LEDC_LINK_MSK = 3<<3,
1468
1469 PHY_M_LEDC_DP_CTRL = 1<<2,
1470 PHY_M_LEDC_DP_C_MSB = 1<<2,
1471 PHY_M_LEDC_RX_CTRL = 1<<1,
1472 PHY_M_LEDC_TX_CTRL = 1<<0,
1473 PHY_M_LEDC_TX_C_MSB = 1<<0,
1474};
1475
1476#define PHY_M_LED_PULS_DUR(x) (((u16)(x)<<12) & PHY_M_LEDC_PULS_MSK)
1477
1478
1479enum {
1480 PHY_M_POLC_LS1M_MSK = 0xf<<12,
1481 PHY_M_POLC_IS0M_MSK = 0xf<<8,
1482 PHY_M_POLC_LOS_MSK = 0x3<<6,
1483 PHY_M_POLC_INIT_MSK = 0x3<<4,
1484 PHY_M_POLC_STA1_MSK = 0x3<<2,
1485 PHY_M_POLC_STA0_MSK = 0x3,
1486};
1487
1488#define PHY_M_POLC_LS1_P_MIX(x) (((x)<<12) & PHY_M_POLC_LS1M_MSK)
1489#define PHY_M_POLC_IS0_P_MIX(x) (((x)<<8) & PHY_M_POLC_IS0M_MSK)
1490#define PHY_M_POLC_LOS_CTRL(x) (((x)<<6) & PHY_M_POLC_LOS_MSK)
1491#define PHY_M_POLC_INIT_CTRL(x) (((x)<<4) & PHY_M_POLC_INIT_MSK)
1492#define PHY_M_POLC_STA1_CTRL(x) (((x)<<2) & PHY_M_POLC_STA1_MSK)
1493#define PHY_M_POLC_STA0_CTRL(x) (((x)<<0) & PHY_M_POLC_STA0_MSK)
1494
1495enum {
1496 PULS_NO_STR = 0,
1497 PULS_21MS = 1,
1498 PULS_42MS = 2,
1499 PULS_84MS = 3,
1500 PULS_170MS = 4,
1501 PULS_340MS = 5,
1502 PULS_670MS = 6,
1503 PULS_1300MS = 7,
1504};
1505
1506#define PHY_M_LED_BLINK_RT(x) (((u16)(x)<<8) & PHY_M_LEDC_BL_R_MSK)
1507
1508enum {
1509 BLINK_42MS = 0,
1510 BLINK_84MS = 1,
1511 BLINK_170MS = 2,
1512 BLINK_340MS = 3,
1513 BLINK_670MS = 4,
1514};
1515
1516
1517#define PHY_M_LED_MO_SGMII(x) ((x)<<14)
1518
1519#define PHY_M_LED_MO_DUP(x) ((x)<<10)
1520#define PHY_M_LED_MO_10(x) ((x)<<8)
1521#define PHY_M_LED_MO_100(x) ((x)<<6)
1522#define PHY_M_LED_MO_1000(x) ((x)<<4)
1523#define PHY_M_LED_MO_RX(x) ((x)<<2)
1524#define PHY_M_LED_MO_TX(x) ((x)<<0)
1525
1526enum led_mode {
1527 MO_LED_NORM = 0,
1528 MO_LED_BLINK = 1,
1529 MO_LED_OFF = 2,
1530 MO_LED_ON = 3,
1531};
1532
1533
1534enum {
1535 PHY_M_EC2_FI_IMPED = 1<<6,
1536 PHY_M_EC2_FO_IMPED = 1<<5,
1537 PHY_M_EC2_FO_M_CLK = 1<<4,
1538 PHY_M_EC2_FO_BOOST = 1<<3,
1539 PHY_M_EC2_FO_AM_MSK = 7,
1540};
1541
1542
1543enum {
1544 PHY_M_FC_AUTO_SEL = 1<<15,
1545 PHY_M_FC_AN_REG_ACC = 1<<14,
1546 PHY_M_FC_RESOLUTION = 1<<13,
1547 PHY_M_SER_IF_AN_BP = 1<<12,
1548 PHY_M_SER_IF_BP_ST = 1<<11,
1549 PHY_M_IRQ_POLARITY = 1<<10,
1550 PHY_M_DIS_AUT_MED = 1<<9,
1551
1552
1553 PHY_M_UNDOC1 = 1<<7,
1554 PHY_M_DTE_POW_STAT = 1<<4,
1555 PHY_M_MODE_MASK = 0xf,
1556};
1557
1558
1559
1560
1561enum {
1562 PHY_M_FELP_LED2_MSK = 0xf<<8,
1563 PHY_M_FELP_LED1_MSK = 0xf<<4,
1564 PHY_M_FELP_LED0_MSK = 0xf,
1565};
1566
1567#define PHY_M_FELP_LED2_CTRL(x) (((u16)(x)<<8) & PHY_M_FELP_LED2_MSK)
1568#define PHY_M_FELP_LED1_CTRL(x) (((u16)(x)<<4) & PHY_M_FELP_LED1_MSK)
1569#define PHY_M_FELP_LED0_CTRL(x) (((u16)(x)<<0) & PHY_M_FELP_LED0_MSK)
1570
1571enum {
1572 LED_PAR_CTRL_COLX = 0x00,
1573 LED_PAR_CTRL_ERROR = 0x01,
1574 LED_PAR_CTRL_DUPLEX = 0x02,
1575 LED_PAR_CTRL_DP_COL = 0x03,
1576 LED_PAR_CTRL_SPEED = 0x04,
1577 LED_PAR_CTRL_LINK = 0x05,
1578 LED_PAR_CTRL_TX = 0x06,
1579 LED_PAR_CTRL_RX = 0x07,
1580 LED_PAR_CTRL_ACT = 0x08,
1581 LED_PAR_CTRL_LNK_RX = 0x09,
1582 LED_PAR_CTRL_LNK_AC = 0x0a,
1583 LED_PAR_CTRL_ACT_BL = 0x0b,
1584 LED_PAR_CTRL_TX_BL = 0x0c,
1585 LED_PAR_CTRL_RX_BL = 0x0d,
1586 LED_PAR_CTRL_COL_BL = 0x0e,
1587 LED_PAR_CTRL_INACT = 0x0f
1588};
1589
1590
1591enum {
1592 PHY_M_FESC_DIS_WAIT = 1<<2,
1593 PHY_M_FESC_ENA_MCLK = 1<<1,
1594 PHY_M_FESC_SEL_CL_A = 1<<0,
1595};
1596
1597
1598
1599enum {
1600 PHY_M_FIB_FORCE_LNK = 1<<10,
1601 PHY_M_FIB_SIGD_POL = 1<<9,
1602 PHY_M_FIB_TX_DIS = 1<<3,
1603};
1604
1605
1606
1607enum {
1608 PHY_M_MAC_MD_MSK = 7<<7,
1609 PHY_M_MAC_GMIF_PUP = 1<<3,
1610 PHY_M_MAC_MD_AUTO = 3,
1611 PHY_M_MAC_MD_COPPER = 5,
1612 PHY_M_MAC_MD_1000BX = 7,
1613};
1614#define PHY_M_MAC_MODE_SEL(x) (((x)<<7) & PHY_M_MAC_MD_MSK)
1615
1616
1617enum {
1618 PHY_M_LEDC_LOS_MSK = 0xf<<12,
1619 PHY_M_LEDC_INIT_MSK = 0xf<<8,
1620 PHY_M_LEDC_STA1_MSK = 0xf<<4,
1621 PHY_M_LEDC_STA0_MSK = 0xf,
1622};
1623
1624#define PHY_M_LEDC_LOS_CTRL(x) (((x)<<12) & PHY_M_LEDC_LOS_MSK)
1625#define PHY_M_LEDC_INIT_CTRL(x) (((x)<<8) & PHY_M_LEDC_INIT_MSK)
1626#define PHY_M_LEDC_STA1_CTRL(x) (((x)<<4) & PHY_M_LEDC_STA1_MSK)
1627#define PHY_M_LEDC_STA0_CTRL(x) (((x)<<0) & PHY_M_LEDC_STA0_MSK)
1628
1629
1630
1631enum {
1632 GM_GP_STAT = 0x0000,
1633 GM_GP_CTRL = 0x0004,
1634 GM_TX_CTRL = 0x0008,
1635 GM_RX_CTRL = 0x000c,
1636 GM_TX_FLOW_CTRL = 0x0010,
1637 GM_TX_PARAM = 0x0014,
1638 GM_SERIAL_MODE = 0x0018,
1639
1640 GM_SRC_ADDR_1L = 0x001c,
1641 GM_SRC_ADDR_1M = 0x0020,
1642 GM_SRC_ADDR_1H = 0x0024,
1643 GM_SRC_ADDR_2L = 0x0028,
1644 GM_SRC_ADDR_2M = 0x002c,
1645 GM_SRC_ADDR_2H = 0x0030,
1646
1647
1648 GM_MC_ADDR_H1 = 0x0034,
1649 GM_MC_ADDR_H2 = 0x0038,
1650 GM_MC_ADDR_H3 = 0x003c,
1651 GM_MC_ADDR_H4 = 0x0040,
1652
1653
1654 GM_TX_IRQ_SRC = 0x0044,
1655 GM_RX_IRQ_SRC = 0x0048,
1656 GM_TR_IRQ_SRC = 0x004c,
1657
1658
1659 GM_TX_IRQ_MSK = 0x0050,
1660 GM_RX_IRQ_MSK = 0x0054,
1661 GM_TR_IRQ_MSK = 0x0058,
1662
1663
1664 GM_SMI_CTRL = 0x0080,
1665 GM_SMI_DATA = 0x0084,
1666 GM_PHY_ADDR = 0x0088,
1667
1668 GM_MIB_CNT_BASE = 0x0100,
1669 GM_MIB_CNT_END = 0x025C,
1670};
1671
1672
1673
1674
1675
1676
1677enum {
1678 GM_RXF_UC_OK = GM_MIB_CNT_BASE + 0,
1679 GM_RXF_BC_OK = GM_MIB_CNT_BASE + 8,
1680 GM_RXF_MPAUSE = GM_MIB_CNT_BASE + 16,
1681 GM_RXF_MC_OK = GM_MIB_CNT_BASE + 24,
1682 GM_RXF_FCS_ERR = GM_MIB_CNT_BASE + 32,
1683
1684 GM_RXO_OK_LO = GM_MIB_CNT_BASE + 48,
1685 GM_RXO_OK_HI = GM_MIB_CNT_BASE + 56,
1686 GM_RXO_ERR_LO = GM_MIB_CNT_BASE + 64,
1687 GM_RXO_ERR_HI = GM_MIB_CNT_BASE + 72,
1688 GM_RXF_SHT = GM_MIB_CNT_BASE + 80,
1689 GM_RXE_FRAG = GM_MIB_CNT_BASE + 88,
1690 GM_RXF_64B = GM_MIB_CNT_BASE + 96,
1691 GM_RXF_127B = GM_MIB_CNT_BASE + 104,
1692 GM_RXF_255B = GM_MIB_CNT_BASE + 112,
1693 GM_RXF_511B = GM_MIB_CNT_BASE + 120,
1694 GM_RXF_1023B = GM_MIB_CNT_BASE + 128,
1695 GM_RXF_1518B = GM_MIB_CNT_BASE + 136,
1696 GM_RXF_MAX_SZ = GM_MIB_CNT_BASE + 144,
1697 GM_RXF_LNG_ERR = GM_MIB_CNT_BASE + 152,
1698 GM_RXF_JAB_PKT = GM_MIB_CNT_BASE + 160,
1699
1700 GM_RXE_FIFO_OV = GM_MIB_CNT_BASE + 176,
1701 GM_TXF_UC_OK = GM_MIB_CNT_BASE + 192,
1702 GM_TXF_BC_OK = GM_MIB_CNT_BASE + 200,
1703 GM_TXF_MPAUSE = GM_MIB_CNT_BASE + 208,
1704 GM_TXF_MC_OK = GM_MIB_CNT_BASE + 216,
1705 GM_TXO_OK_LO = GM_MIB_CNT_BASE + 224,
1706 GM_TXO_OK_HI = GM_MIB_CNT_BASE + 232,
1707 GM_TXF_64B = GM_MIB_CNT_BASE + 240,
1708 GM_TXF_127B = GM_MIB_CNT_BASE + 248,
1709 GM_TXF_255B = GM_MIB_CNT_BASE + 256,
1710 GM_TXF_511B = GM_MIB_CNT_BASE + 264,
1711 GM_TXF_1023B = GM_MIB_CNT_BASE + 272,
1712 GM_TXF_1518B = GM_MIB_CNT_BASE + 280,
1713 GM_TXF_MAX_SZ = GM_MIB_CNT_BASE + 288,
1714
1715 GM_TXF_COL = GM_MIB_CNT_BASE + 304,
1716 GM_TXF_LAT_COL = GM_MIB_CNT_BASE + 312,
1717 GM_TXF_ABO_COL = GM_MIB_CNT_BASE + 320,
1718 GM_TXF_MUL_COL = GM_MIB_CNT_BASE + 328,
1719 GM_TXF_SNG_COL = GM_MIB_CNT_BASE + 336,
1720 GM_TXE_FIFO_UR = GM_MIB_CNT_BASE + 344,
1721};
1722
1723
1724
1725enum {
1726 GM_GPSR_SPEED = 1<<15,
1727 GM_GPSR_DUPLEX = 1<<14,
1728 GM_GPSR_FC_TX_DIS = 1<<13,
1729 GM_GPSR_LINK_UP = 1<<12,
1730 GM_GPSR_PAUSE = 1<<11,
1731 GM_GPSR_TX_ACTIVE = 1<<10,
1732 GM_GPSR_EXC_COL = 1<<9,
1733 GM_GPSR_LAT_COL = 1<<8,
1734
1735 GM_GPSR_PHY_ST_CH = 1<<5,
1736 GM_GPSR_GIG_SPEED = 1<<4,
1737 GM_GPSR_PART_MODE = 1<<3,
1738 GM_GPSR_FC_RX_DIS = 1<<2,
1739 GM_GPSR_PROM_EN = 1<<1,
1740};
1741
1742
1743enum {
1744 GM_GPCR_PROM_ENA = 1<<14,
1745 GM_GPCR_FC_TX_DIS = 1<<13,
1746 GM_GPCR_TX_ENA = 1<<12,
1747 GM_GPCR_RX_ENA = 1<<11,
1748 GM_GPCR_BURST_ENA = 1<<10,
1749 GM_GPCR_LOOP_ENA = 1<<9,
1750 GM_GPCR_PART_ENA = 1<<8,
1751 GM_GPCR_GIGS_ENA = 1<<7,
1752 GM_GPCR_FL_PASS = 1<<6,
1753 GM_GPCR_DUP_FULL = 1<<5,
1754 GM_GPCR_FC_RX_DIS = 1<<4,
1755 GM_GPCR_SPEED_100 = 1<<3,
1756 GM_GPCR_AU_DUP_DIS = 1<<2,
1757 GM_GPCR_AU_FCT_DIS = 1<<1,
1758 GM_GPCR_AU_SPD_DIS = 1<<0,
1759};
1760
1761#define GM_GPCR_SPEED_1000 (GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)
1762
1763
1764enum {
1765 GM_TXCR_FORCE_JAM = 1<<15,
1766 GM_TXCR_CRC_DIS = 1<<14,
1767 GM_TXCR_PAD_DIS = 1<<13,
1768 GM_TXCR_COL_THR_MSK = 7<<10,
1769};
1770
1771#define TX_COL_THR(x) (((x)<<10) & GM_TXCR_COL_THR_MSK)
1772#define TX_COL_DEF 0x04
1773
1774
1775enum {
1776 GM_RXCR_UCF_ENA = 1<<15,
1777 GM_RXCR_MCF_ENA = 1<<14,
1778 GM_RXCR_CRC_DIS = 1<<13,
1779 GM_RXCR_PASS_FC = 1<<12,
1780};
1781
1782
1783enum {
1784 GM_TXPA_JAMLEN_MSK = 0x03<<14,
1785 GM_TXPA_JAMIPG_MSK = 0x1f<<9,
1786 GM_TXPA_JAMDAT_MSK = 0x1f<<4,
1787 GM_TXPA_BO_LIM_MSK = 0x0f,
1788
1789 TX_JAM_LEN_DEF = 0x03,
1790 TX_JAM_IPG_DEF = 0x0b,
1791 TX_IPG_JAM_DEF = 0x1c,
1792 TX_BOF_LIM_DEF = 0x04,
1793};
1794
1795#define TX_JAM_LEN_VAL(x) (((x)<<14) & GM_TXPA_JAMLEN_MSK)
1796#define TX_JAM_IPG_VAL(x) (((x)<<9) & GM_TXPA_JAMIPG_MSK)
1797#define TX_IPG_JAM_DATA(x) (((x)<<4) & GM_TXPA_JAMDAT_MSK)
1798#define TX_BACK_OFF_LIM(x) ((x) & GM_TXPA_BO_LIM_MSK)
1799
1800
1801
1802enum {
1803 GM_SMOD_DATABL_MSK = 0x1f<<11,
1804 GM_SMOD_LIMIT_4 = 1<<10,
1805 GM_SMOD_VLAN_ENA = 1<<9,
1806 GM_SMOD_JUMBO_ENA = 1<<8,
1807
1808 GM_NEW_FLOW_CTRL = 1<<6,
1809
1810 GM_SMOD_IPG_MSK = 0x1f
1811};
1812
1813#define DATA_BLIND_VAL(x) (((x)<<11) & GM_SMOD_DATABL_MSK)
1814#define IPG_DATA_VAL(x) (x & GM_SMOD_IPG_MSK)
1815
1816#define DATA_BLIND_DEF 0x04
1817#define IPG_DATA_DEF_1000 0x1e
1818#define IPG_DATA_DEF_10_100 0x18
1819
1820
1821enum {
1822 GM_SMI_CT_PHY_A_MSK = 0x1f<<11,
1823 GM_SMI_CT_REG_A_MSK = 0x1f<<6,
1824 GM_SMI_CT_OP_RD = 1<<5,
1825 GM_SMI_CT_RD_VAL = 1<<4,
1826 GM_SMI_CT_BUSY = 1<<3,
1827};
1828
1829#define GM_SMI_CT_PHY_AD(x) (((u16)(x)<<11) & GM_SMI_CT_PHY_A_MSK)
1830#define GM_SMI_CT_REG_AD(x) (((u16)(x)<<6) & GM_SMI_CT_REG_A_MSK)
1831
1832
1833enum {
1834 GM_PAR_MIB_CLR = 1<<5,
1835 GM_PAR_MIB_TST = 1<<4,
1836};
1837
1838
1839enum {
1840 GMR_FS_LEN = 0x7fff<<16,
1841 GMR_FS_VLAN = 1<<13,
1842 GMR_FS_JABBER = 1<<12,
1843 GMR_FS_UN_SIZE = 1<<11,
1844 GMR_FS_MC = 1<<10,
1845 GMR_FS_BC = 1<<9,
1846 GMR_FS_RX_OK = 1<<8,
1847 GMR_FS_GOOD_FC = 1<<7,
1848 GMR_FS_BAD_FC = 1<<6,
1849 GMR_FS_MII_ERR = 1<<5,
1850 GMR_FS_LONG_ERR = 1<<4,
1851 GMR_FS_FRAGMENT = 1<<3,
1852
1853 GMR_FS_CRC_ERR = 1<<1,
1854 GMR_FS_RX_FF_OV = 1<<0,
1855
1856 GMR_FS_ANY_ERR = GMR_FS_RX_FF_OV | GMR_FS_CRC_ERR |
1857 GMR_FS_FRAGMENT | GMR_FS_LONG_ERR |
1858 GMR_FS_MII_ERR | GMR_FS_BAD_FC |
1859 GMR_FS_UN_SIZE | GMR_FS_JABBER,
1860};
1861
1862
1863enum {
1864 RX_GCLKMAC_ENA = 1<<31,
1865 RX_GCLKMAC_OFF = 1<<30,
1866
1867 RX_STFW_DIS = 1<<29,
1868 RX_STFW_ENA = 1<<28,
1869
1870 RX_TRUNC_ON = 1<<27,
1871 RX_TRUNC_OFF = 1<<26,
1872 RX_VLAN_STRIP_ON = 1<<25,
1873 RX_VLAN_STRIP_OFF = 1<<24,
1874
1875 RX_MACSEC_FLUSH_ON = 1<<23,
1876 RX_MACSEC_FLUSH_OFF = 1<<22,
1877 RX_MACSEC_ASF_FLUSH_ON = 1<<21,
1878 RX_MACSEC_ASF_FLUSH_OFF = 1<<20,
1879
1880 GMF_RX_OVER_ON = 1<<19,
1881 GMF_RX_OVER_OFF = 1<<18,
1882 GMF_ASF_RX_OVER_ON = 1<<17,
1883 GMF_ASF_RX_OVER_OFF = 1<<16,
1884
1885 GMF_WP_TST_ON = 1<<14,
1886 GMF_WP_TST_OFF = 1<<13,
1887 GMF_WP_STEP = 1<<12,
1888
1889 GMF_RP_TST_ON = 1<<10,
1890 GMF_RP_TST_OFF = 1<<9,
1891 GMF_RP_STEP = 1<<8,
1892 GMF_RX_F_FL_ON = 1<<7,
1893 GMF_RX_F_FL_OFF = 1<<6,
1894 GMF_CLI_RX_FO = 1<<5,
1895 GMF_CLI_RX_C = 1<<4,
1896
1897 GMF_OPER_ON = 1<<3,
1898 GMF_OPER_OFF = 1<<2,
1899 GMF_RST_CLR = 1<<1,
1900 GMF_RST_SET = 1<<0,
1901
1902 RX_GMF_FL_THR_DEF = 0xa,
1903
1904 GMF_RX_CTRL_DEF = GMF_OPER_ON | GMF_RX_F_FL_ON,
1905};
1906
1907
1908enum {
1909 RX_IPV6_SA_MOB_ENA = 1<<9,
1910 RX_IPV6_SA_MOB_DIS = 1<<8,
1911 RX_IPV6_DA_MOB_ENA = 1<<7,
1912 RX_IPV6_DA_MOB_DIS = 1<<6,
1913 RX_PTR_SYNCDLY_ENA = 1<<5,
1914 RX_PTR_SYNCDLY_DIS = 1<<4,
1915 RX_ASF_NEWFLAG_ENA = 1<<3,
1916 RX_ASF_NEWFLAG_DIS = 1<<2,
1917 RX_FLSH_MISSPKT_ENA = 1<<1,
1918 RX_FLSH_MISSPKT_DIS = 1<<0,
1919};
1920
1921
1922enum {
1923 TX_DYN_WM_ENA = 3,
1924};
1925
1926
1927enum {
1928 TX_STFW_DIS = 1<<31,
1929 TX_STFW_ENA = 1<<30,
1930
1931 TX_VLAN_TAG_ON = 1<<25,
1932 TX_VLAN_TAG_OFF = 1<<24,
1933
1934 TX_PCI_JUM_ENA = 1<<23,
1935 TX_PCI_JUM_DIS = 1<<22,
1936
1937 GMF_WSP_TST_ON = 1<<18,
1938 GMF_WSP_TST_OFF = 1<<17,
1939 GMF_WSP_STEP = 1<<16,
1940
1941 GMF_CLI_TX_FU = 1<<6,
1942 GMF_CLI_TX_FC = 1<<5,
1943 GMF_CLI_TX_PE = 1<<4,
1944};
1945
1946
1947enum {
1948 GMT_ST_START = 1<<2,
1949 GMT_ST_STOP = 1<<1,
1950 GMT_ST_CLR_IRQ = 1<<0,
1951};
1952
1953
1954enum {
1955 Y2_ASF_OS_PRES = 1<<4,
1956 Y2_ASF_RESET = 1<<3,
1957 Y2_ASF_RUNNING = 1<<2,
1958 Y2_ASF_CLR_HSTI = 1<<1,
1959 Y2_ASF_IRQ = 1<<0,
1960
1961 Y2_ASF_UC_STATE = 3<<2,
1962 Y2_ASF_CLK_HALT = 0,
1963};
1964
1965
1966enum {
1967 Y2_ASF_CLR_ASFI = 1<<1,
1968 Y2_ASF_HOST_IRQ = 1<<0,
1969};
1970
1971enum {
1972 HCU_CCSR_SMBALERT_MONITOR= 1<<27,
1973 HCU_CCSR_CPU_SLEEP = 1<<26,
1974
1975 HCU_CCSR_CS_TO = 1<<25,
1976 HCU_CCSR_WDOG = 1<<24,
1977
1978 HCU_CCSR_CLR_IRQ_HOST = 1<<17,
1979 HCU_CCSR_SET_IRQ_HCU = 1<<16,
1980
1981 HCU_CCSR_AHB_RST = 1<<9,
1982 HCU_CCSR_CPU_RST_MODE = 1<<8,
1983
1984 HCU_CCSR_SET_SYNC_CPU = 1<<5,
1985 HCU_CCSR_CPU_CLK_DIVIDE_MSK = 3<<3,
1986 HCU_CCSR_CPU_CLK_DIVIDE_BASE= 1<<3,
1987 HCU_CCSR_OS_PRSNT = 1<<2,
1988
1989 HCU_CCSR_UC_STATE_MSK = 3,
1990 HCU_CCSR_UC_STATE_BASE = 1<<0,
1991 HCU_CCSR_ASF_RESET = 0,
1992 HCU_CCSR_ASF_HALTED = 1<<1,
1993 HCU_CCSR_ASF_RUNNING = 1<<0,
1994};
1995
1996
1997enum {
1998 HCU_HCSR_SET_IRQ_CPU = 1<<16,
1999
2000 HCU_HCSR_CLR_IRQ_HCU = 1<<1,
2001 HCU_HCSR_SET_IRQ_HOST = 1<<0,
2002};
2003
2004
2005enum {
2006 SC_STAT_CLR_IRQ = 1<<4,
2007 SC_STAT_OP_ON = 1<<3,
2008 SC_STAT_OP_OFF = 1<<2,
2009 SC_STAT_RST_CLR = 1<<1,
2010 SC_STAT_RST_SET = 1<<0,
2011};
2012
2013
2014enum {
2015 GMC_SET_RST = 1<<15,
2016 GMC_SEC_RST_OFF = 1<<14,
2017 GMC_BYP_MACSECRX_ON = 1<<13,
2018 GMC_BYP_MACSECRX_OFF= 1<<12,
2019 GMC_BYP_MACSECTX_ON = 1<<11,
2020 GMC_BYP_MACSECTX_OFF= 1<<10,
2021 GMC_BYP_RETR_ON = 1<<9,
2022 GMC_BYP_RETR_OFF= 1<<8,
2023
2024 GMC_H_BURST_ON = 1<<7,
2025 GMC_H_BURST_OFF = 1<<6,
2026 GMC_F_LOOPB_ON = 1<<5,
2027 GMC_F_LOOPB_OFF = 1<<4,
2028 GMC_PAUSE_ON = 1<<3,
2029 GMC_PAUSE_OFF = 1<<2,
2030 GMC_RST_CLR = 1<<1,
2031 GMC_RST_SET = 1<<0,
2032};
2033
2034
2035enum {
2036 GPC_TX_PAUSE = 1<<30,
2037 GPC_RX_PAUSE = 1<<29,
2038 GPC_SPEED = 3<<27,
2039 GPC_LINK = 1<<26,
2040 GPC_DUPLEX = 1<<25,
2041 GPC_CLOCK = 1<<24,
2042
2043 GPC_PDOWN = 1<<23,
2044 GPC_TSTMODE = 1<<22,
2045 GPC_REG18 = 1<<21,
2046 GPC_REG12SEL = 3<<19,
2047 GPC_REG18SEL = 3<<17,
2048 GPC_SPILOCK = 1<<16,
2049
2050 GPC_LEDMUX = 3<<14,
2051 GPC_INTPOL = 1<<13,
2052 GPC_DETECT = 1<<12,
2053 GPC_1000HD = 1<<11,
2054 GPC_SLAVE = 1<<10,
2055 GPC_PAUSE = 1<<9,
2056 GPC_LEDCTL = 3<<6,
2057
2058 GPC_RST_CLR = 1<<1,
2059 GPC_RST_SET = 1<<0,
2060};
2061
2062
2063
2064enum {
2065 GM_IS_TX_CO_OV = 1<<5,
2066 GM_IS_RX_CO_OV = 1<<4,
2067 GM_IS_TX_FF_UR = 1<<3,
2068 GM_IS_TX_COMPL = 1<<2,
2069 GM_IS_RX_FF_OR = 1<<1,
2070 GM_IS_RX_COMPL = 1<<0,
2071
2072#define GMAC_DEF_MSK (GM_IS_TX_FF_UR | GM_IS_RX_FF_OR)
2073};
2074
2075
2076enum {
2077 GMLC_RST_CLR = 1<<1,
2078 GMLC_RST_SET = 1<<0,
2079};
2080
2081
2082
2083enum {
2084 WOL_CTL_LINK_CHG_OCC = 1<<15,
2085 WOL_CTL_MAGIC_PKT_OCC = 1<<14,
2086 WOL_CTL_PATTERN_OCC = 1<<13,
2087 WOL_CTL_CLEAR_RESULT = 1<<12,
2088 WOL_CTL_ENA_PME_ON_LINK_CHG = 1<<11,
2089 WOL_CTL_DIS_PME_ON_LINK_CHG = 1<<10,
2090 WOL_CTL_ENA_PME_ON_MAGIC_PKT = 1<<9,
2091 WOL_CTL_DIS_PME_ON_MAGIC_PKT = 1<<8,
2092 WOL_CTL_ENA_PME_ON_PATTERN = 1<<7,
2093 WOL_CTL_DIS_PME_ON_PATTERN = 1<<6,
2094 WOL_CTL_ENA_LINK_CHG_UNIT = 1<<5,
2095 WOL_CTL_DIS_LINK_CHG_UNIT = 1<<4,
2096 WOL_CTL_ENA_MAGIC_PKT_UNIT = 1<<3,
2097 WOL_CTL_DIS_MAGIC_PKT_UNIT = 1<<2,
2098 WOL_CTL_ENA_PATTERN_UNIT = 1<<1,
2099 WOL_CTL_DIS_PATTERN_UNIT = 1<<0,
2100};
2101
2102
2103
2104enum {
2105 UDPTCP = 1<<0,
2106 CALSUM = 1<<1,
2107 WR_SUM = 1<<2,
2108 INIT_SUM= 1<<3,
2109 LOCK_SUM= 1<<4,
2110 INS_VLAN= 1<<5,
2111 EOP = 1<<7,
2112};
2113
2114enum {
2115 HW_OWNER = 1<<7,
2116 OP_TCPWRITE = 0x11,
2117 OP_TCPSTART = 0x12,
2118 OP_TCPINIT = 0x14,
2119 OP_TCPLCK = 0x18,
2120 OP_TCPCHKSUM = OP_TCPSTART,
2121 OP_TCPIS = OP_TCPINIT | OP_TCPSTART,
2122 OP_TCPLW = OP_TCPLCK | OP_TCPWRITE,
2123 OP_TCPLSW = OP_TCPLCK | OP_TCPSTART | OP_TCPWRITE,
2124 OP_TCPLISW = OP_TCPLCK | OP_TCPINIT | OP_TCPSTART | OP_TCPWRITE,
2125
2126 OP_ADDR64 = 0x21,
2127 OP_VLAN = 0x22,
2128 OP_ADDR64VLAN = OP_ADDR64 | OP_VLAN,
2129 OP_LRGLEN = 0x24,
2130 OP_LRGLENVLAN = OP_LRGLEN | OP_VLAN,
2131 OP_MSS = 0x28,
2132 OP_MSSVLAN = OP_MSS | OP_VLAN,
2133
2134 OP_BUFFER = 0x40,
2135 OP_PACKET = 0x41,
2136 OP_LARGESEND = 0x43,
2137 OP_LSOV2 = 0x45,
2138
2139
2140 OP_RXSTAT = 0x60,
2141 OP_RXTIMESTAMP = 0x61,
2142 OP_RXVLAN = 0x62,
2143 OP_RXCHKS = 0x64,
2144 OP_RXCHKSVLAN = OP_RXCHKS | OP_RXVLAN,
2145 OP_RXTIMEVLAN = OP_RXTIMESTAMP | OP_RXVLAN,
2146 OP_RSS_HASH = 0x65,
2147 OP_TXINDEXLE = 0x68,
2148 OP_MACSEC = 0x6c,
2149 OP_PUTIDX = 0x70,
2150};
2151
2152enum status_css {
2153 CSS_TCPUDPCSOK = 1<<7,
2154 CSS_ISUDP = 1<<6,
2155 CSS_ISTCP = 1<<5,
2156 CSS_ISIPFRAG = 1<<4,
2157 CSS_ISIPV6 = 1<<3,
2158 CSS_IPV4CSUMOK = 1<<2,
2159 CSS_ISIPV4 = 1<<1,
2160 CSS_LINK_BIT = 1<<0,
2161};
2162
2163
2164struct sky2_tx_le {
2165 __le32 addr;
2166 __le16 length;
2167 u8 ctrl;
2168 u8 opcode;
2169} __packed;
2170
2171struct sky2_rx_le {
2172 __le32 addr;
2173 __le16 length;
2174 u8 ctrl;
2175 u8 opcode;
2176} __packed;
2177
2178struct sky2_status_le {
2179 __le32 status;
2180 __le16 length;
2181 u8 css;
2182 u8 opcode;
2183} __packed;
2184
2185struct tx_ring_info {
2186 struct sk_buff *skb;
2187 unsigned long flags;
2188#define TX_MAP_SINGLE 0x0001
2189#define TX_MAP_PAGE 0x0002
2190 DEFINE_DMA_UNMAP_ADDR(mapaddr);
2191 DEFINE_DMA_UNMAP_LEN(maplen);
2192};
2193
2194struct rx_ring_info {
2195 struct sk_buff *skb;
2196 dma_addr_t data_addr;
2197 DEFINE_DMA_UNMAP_LEN(data_size);
2198 dma_addr_t frag_addr[ETH_JUMBO_MTU >> PAGE_SHIFT];
2199};
2200
2201enum flow_control {
2202 FC_NONE = 0,
2203 FC_TX = 1,
2204 FC_RX = 2,
2205 FC_BOTH = 3,
2206};
2207
2208struct sky2_stats {
2209 struct u64_stats_sync syncp;
2210 u64 packets;
2211 u64 bytes;
2212};
2213
2214struct sky2_port {
2215 struct sky2_hw *hw;
2216 struct net_device *netdev;
2217 unsigned port;
2218 u32 msg_enable;
2219 spinlock_t phy_lock;
2220
2221 struct tx_ring_info *tx_ring;
2222 struct sky2_tx_le *tx_le;
2223 struct sky2_stats tx_stats;
2224
2225 u16 tx_ring_size;
2226 u16 tx_cons;
2227 u16 tx_prod;
2228 u16 tx_next;
2229
2230 u16 tx_pending;
2231 u16 tx_last_mss;
2232 u32 tx_last_upper;
2233 u32 tx_tcpsum;
2234
2235 struct rx_ring_info *rx_ring ____cacheline_aligned_in_smp;
2236 struct sky2_rx_le *rx_le;
2237 struct sky2_stats rx_stats;
2238
2239 u16 rx_next;
2240 u16 rx_put;
2241 u16 rx_pending;
2242 u16 rx_data_size;
2243 u16 rx_nfrags;
2244
2245 unsigned long last_rx;
2246 struct {
2247 unsigned long last;
2248 u32 mac_rp;
2249 u8 mac_lev;
2250 u8 fifo_rp;
2251 u8 fifo_lev;
2252 } check;
2253
2254 dma_addr_t rx_le_map;
2255 dma_addr_t tx_le_map;
2256
2257 u16 advertising;
2258 u16 speed;
2259 u8 wol;
2260 u8 duplex;
2261 u16 flags;
2262#define SKY2_FLAG_AUTO_SPEED 0x0002
2263#define SKY2_FLAG_AUTO_PAUSE 0x0004
2264
2265 enum flow_control flow_mode;
2266 enum flow_control flow_status;
2267
2268#ifdef CONFIG_SKY2_DEBUG
2269 struct dentry *debugfs;
2270#endif
2271};
2272
2273struct sky2_hw {
2274 void __iomem *regs;
2275 struct pci_dev *pdev;
2276 struct napi_struct napi;
2277 struct net_device *dev[2];
2278 unsigned long flags;
2279#define SKY2_HW_USE_MSI 0x00000001
2280#define SKY2_HW_FIBRE_PHY 0x00000002
2281#define SKY2_HW_GIGABIT 0x00000004
2282#define SKY2_HW_NEWER_PHY 0x00000008
2283#define SKY2_HW_RAM_BUFFER 0x00000010
2284#define SKY2_HW_NEW_LE 0x00000020
2285#define SKY2_HW_AUTO_TX_SUM 0x00000040
2286#define SKY2_HW_ADV_POWER_CTL 0x00000080
2287#define SKY2_HW_RSS_BROKEN 0x00000100
2288#define SKY2_HW_VLAN_BROKEN 0x00000200
2289#define SKY2_HW_RSS_CHKSUM 0x00000400
2290#define SKY2_HW_IRQ_SETUP 0x00000800
2291
2292 u8 chip_id;
2293 u8 chip_rev;
2294 u8 pmd_type;
2295 u8 ports;
2296
2297 struct sky2_status_le *st_le;
2298 u32 st_size;
2299 u32 st_idx;
2300 dma_addr_t st_dma;
2301
2302 struct timer_list watchdog_timer;
2303 struct work_struct restart_work;
2304 wait_queue_head_t msi_wait;
2305
2306 char irq_name[];
2307};
2308
2309static inline int sky2_is_copper(const struct sky2_hw *hw)
2310{
2311 return !(hw->flags & SKY2_HW_FIBRE_PHY);
2312}
2313
2314
2315static inline u32 sky2_read32(const struct sky2_hw *hw, unsigned reg)
2316{
2317 return readl(hw->regs + reg);
2318}
2319
2320static inline u16 sky2_read16(const struct sky2_hw *hw, unsigned reg)
2321{
2322 return readw(hw->regs + reg);
2323}
2324
2325static inline u8 sky2_read8(const struct sky2_hw *hw, unsigned reg)
2326{
2327 return readb(hw->regs + reg);
2328}
2329
2330static inline void sky2_write32(const struct sky2_hw *hw, unsigned reg, u32 val)
2331{
2332 writel(val, hw->regs + reg);
2333}
2334
2335static inline void sky2_write16(const struct sky2_hw *hw, unsigned reg, u16 val)
2336{
2337 writew(val, hw->regs + reg);
2338}
2339
2340static inline void sky2_write8(const struct sky2_hw *hw, unsigned reg, u8 val)
2341{
2342 writeb(val, hw->regs + reg);
2343}
2344
2345
2346#define SK_GMAC_REG(port,reg) \
2347 (BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))
2348#define GM_PHY_RETRIES 100
2349
2350static inline u16 gma_read16(const struct sky2_hw *hw, unsigned port, unsigned reg)
2351{
2352 return sky2_read16(hw, SK_GMAC_REG(port,reg));
2353}
2354
2355static inline u32 gma_read32(struct sky2_hw *hw, unsigned port, unsigned reg)
2356{
2357 unsigned base = SK_GMAC_REG(port, reg);
2358 return (u32) sky2_read16(hw, base)
2359 | (u32) sky2_read16(hw, base+4) << 16;
2360}
2361
2362static inline u64 gma_read64(struct sky2_hw *hw, unsigned port, unsigned reg)
2363{
2364 unsigned base = SK_GMAC_REG(port, reg);
2365
2366 return (u64) sky2_read16(hw, base)
2367 | (u64) sky2_read16(hw, base+4) << 16
2368 | (u64) sky2_read16(hw, base+8) << 32
2369 | (u64) sky2_read16(hw, base+12) << 48;
2370}
2371
2372
2373static inline u32 get_stats32(struct sky2_hw *hw, unsigned port, unsigned reg)
2374{
2375 u32 val;
2376
2377 do {
2378 val = gma_read32(hw, port, reg);
2379 } while (gma_read32(hw, port, reg) != val);
2380
2381 return val;
2382}
2383
2384static inline u64 get_stats64(struct sky2_hw *hw, unsigned port, unsigned reg)
2385{
2386 u64 val;
2387
2388 do {
2389 val = gma_read64(hw, port, reg);
2390 } while (gma_read64(hw, port, reg) != val);
2391
2392 return val;
2393}
2394
2395static inline void gma_write16(const struct sky2_hw *hw, unsigned port, int r, u16 v)
2396{
2397 sky2_write16(hw, SK_GMAC_REG(port,r), v);
2398}
2399
2400static inline void gma_set_addr(struct sky2_hw *hw, unsigned port, unsigned reg,
2401 const u8 *addr)
2402{
2403 gma_write16(hw, port, reg, (u16) addr[0] | ((u16) addr[1] << 8));
2404 gma_write16(hw, port, reg+4,(u16) addr[2] | ((u16) addr[3] << 8));
2405 gma_write16(hw, port, reg+8,(u16) addr[4] | ((u16) addr[5] << 8));
2406}
2407
2408
2409static inline u32 sky2_pci_read32(const struct sky2_hw *hw, unsigned reg)
2410{
2411 return sky2_read32(hw, Y2_CFG_SPC + reg);
2412}
2413
2414static inline u16 sky2_pci_read16(const struct sky2_hw *hw, unsigned reg)
2415{
2416 return sky2_read16(hw, Y2_CFG_SPC + reg);
2417}
2418
2419static inline void sky2_pci_write32(struct sky2_hw *hw, unsigned reg, u32 val)
2420{
2421 sky2_write32(hw, Y2_CFG_SPC + reg, val);
2422}
2423
2424static inline void sky2_pci_write16(struct sky2_hw *hw, unsigned reg, u16 val)
2425{
2426 sky2_write16(hw, Y2_CFG_SPC + reg, val);
2427}
2428#endif
2429