1
2
3
4
5
6
7
8
9
10#include <linux/kernel.h>
11#include <linux/init.h>
12#include <linux/io.h>
13#include <linux/clk.h>
14#include <linux/module.h>
15#include <linux/platform_device.h>
16#include <linux/delay.h>
17#include <linux/dma-mapping.h>
18#include <linux/err.h>
19#include <linux/interrupt.h>
20#include <linux/spi/spi.h>
21#include <linux/mutex.h>
22#include <linux/of.h>
23#include <linux/reset.h>
24#include <linux/pm_runtime.h>
25
26#define HSSPI_GLOBAL_CTRL_REG 0x0
27#define GLOBAL_CTRL_CS_POLARITY_SHIFT 0
28#define GLOBAL_CTRL_CS_POLARITY_MASK 0x000000ff
29#define GLOBAL_CTRL_PLL_CLK_CTRL_SHIFT 8
30#define GLOBAL_CTRL_PLL_CLK_CTRL_MASK 0x0000ff00
31#define GLOBAL_CTRL_CLK_GATE_SSOFF BIT(16)
32#define GLOBAL_CTRL_CLK_POLARITY BIT(17)
33#define GLOBAL_CTRL_MOSI_IDLE BIT(18)
34
35#define HSSPI_GLOBAL_EXT_TRIGGER_REG 0x4
36
37#define HSSPI_INT_STATUS_REG 0x8
38#define HSSPI_INT_STATUS_MASKED_REG 0xc
39#define HSSPI_INT_MASK_REG 0x10
40
41#define HSSPI_PINGx_CMD_DONE(i) BIT((i * 8) + 0)
42#define HSSPI_PINGx_RX_OVER(i) BIT((i * 8) + 1)
43#define HSSPI_PINGx_TX_UNDER(i) BIT((i * 8) + 2)
44#define HSSPI_PINGx_POLL_TIMEOUT(i) BIT((i * 8) + 3)
45#define HSSPI_PINGx_CTRL_INVAL(i) BIT((i * 8) + 4)
46
47#define HSSPI_INT_CLEAR_ALL 0xff001f1f
48
49#define HSSPI_PINGPONG_COMMAND_REG(x) (0x80 + (x) * 0x40)
50#define PINGPONG_CMD_COMMAND_MASK 0xf
51#define PINGPONG_COMMAND_NOOP 0
52#define PINGPONG_COMMAND_START_NOW 1
53#define PINGPONG_COMMAND_START_TRIGGER 2
54#define PINGPONG_COMMAND_HALT 3
55#define PINGPONG_COMMAND_FLUSH 4
56#define PINGPONG_CMD_PROFILE_SHIFT 8
57#define PINGPONG_CMD_SS_SHIFT 12
58
59#define HSSPI_PINGPONG_STATUS_REG(x) (0x84 + (x) * 0x40)
60
61#define HSSPI_PROFILE_CLK_CTRL_REG(x) (0x100 + (x) * 0x20)
62#define CLK_CTRL_FREQ_CTRL_MASK 0x0000ffff
63#define CLK_CTRL_SPI_CLK_2X_SEL BIT(14)
64#define CLK_CTRL_ACCUM_RST_ON_LOOP BIT(15)
65
66#define HSSPI_PROFILE_SIGNAL_CTRL_REG(x) (0x104 + (x) * 0x20)
67#define SIGNAL_CTRL_LATCH_RISING BIT(12)
68#define SIGNAL_CTRL_LAUNCH_RISING BIT(13)
69#define SIGNAL_CTRL_ASYNC_INPUT_PATH BIT(16)
70
71#define HSSPI_PROFILE_MODE_CTRL_REG(x) (0x108 + (x) * 0x20)
72#define MODE_CTRL_MULTIDATA_RD_STRT_SHIFT 8
73#define MODE_CTRL_MULTIDATA_WR_STRT_SHIFT 12
74#define MODE_CTRL_MULTIDATA_RD_SIZE_SHIFT 16
75#define MODE_CTRL_MULTIDATA_WR_SIZE_SHIFT 18
76#define MODE_CTRL_MODE_3WIRE BIT(20)
77#define MODE_CTRL_PREPENDBYTE_CNT_SHIFT 24
78
79#define HSSPI_FIFO_REG(x) (0x200 + (x) * 0x200)
80
81
82#define HSSPI_OP_MULTIBIT BIT(11)
83#define HSSPI_OP_CODE_SHIFT 13
84#define HSSPI_OP_SLEEP (0 << HSSPI_OP_CODE_SHIFT)
85#define HSSPI_OP_READ_WRITE (1 << HSSPI_OP_CODE_SHIFT)
86#define HSSPI_OP_WRITE (2 << HSSPI_OP_CODE_SHIFT)
87#define HSSPI_OP_READ (3 << HSSPI_OP_CODE_SHIFT)
88#define HSSPI_OP_SETIRQ (4 << HSSPI_OP_CODE_SHIFT)
89
90#define HSSPI_BUFFER_LEN 512
91#define HSSPI_OPCODE_LEN 2
92
93#define HSSPI_MAX_PREPEND_LEN 15
94
95#define HSSPI_MAX_SYNC_CLOCK 30000000
96
97#define HSSPI_SPI_MAX_CS 8
98#define HSSPI_BUS_NUM 1
99
100struct bcm63xx_hsspi {
101 struct completion done;
102 struct mutex bus_mutex;
103
104 struct platform_device *pdev;
105 struct clk *clk;
106 struct clk *pll_clk;
107 void __iomem *regs;
108 u8 __iomem *fifo;
109
110 u32 speed_hz;
111 u8 cs_polarity;
112};
113
114static void bcm63xx_hsspi_set_cs(struct bcm63xx_hsspi *bs, unsigned int cs,
115 bool active)
116{
117 u32 reg;
118
119 mutex_lock(&bs->bus_mutex);
120 reg = __raw_readl(bs->regs + HSSPI_GLOBAL_CTRL_REG);
121
122 reg &= ~BIT(cs);
123 if (active == !(bs->cs_polarity & BIT(cs)))
124 reg |= BIT(cs);
125
126 __raw_writel(reg, bs->regs + HSSPI_GLOBAL_CTRL_REG);
127 mutex_unlock(&bs->bus_mutex);
128}
129
130static void bcm63xx_hsspi_set_clk(struct bcm63xx_hsspi *bs,
131 struct spi_device *spi, int hz)
132{
133 unsigned int profile = spi->chip_select;
134 u32 reg;
135
136 reg = DIV_ROUND_UP(2048, DIV_ROUND_UP(bs->speed_hz, hz));
137 __raw_writel(CLK_CTRL_ACCUM_RST_ON_LOOP | reg,
138 bs->regs + HSSPI_PROFILE_CLK_CTRL_REG(profile));
139
140 reg = __raw_readl(bs->regs + HSSPI_PROFILE_SIGNAL_CTRL_REG(profile));
141 if (hz > HSSPI_MAX_SYNC_CLOCK)
142 reg |= SIGNAL_CTRL_ASYNC_INPUT_PATH;
143 else
144 reg &= ~SIGNAL_CTRL_ASYNC_INPUT_PATH;
145 __raw_writel(reg, bs->regs + HSSPI_PROFILE_SIGNAL_CTRL_REG(profile));
146
147 mutex_lock(&bs->bus_mutex);
148
149 reg = __raw_readl(bs->regs + HSSPI_GLOBAL_CTRL_REG);
150 reg &= ~GLOBAL_CTRL_CLK_POLARITY;
151 if (spi->mode & SPI_CPOL)
152 reg |= GLOBAL_CTRL_CLK_POLARITY;
153 __raw_writel(reg, bs->regs + HSSPI_GLOBAL_CTRL_REG);
154 mutex_unlock(&bs->bus_mutex);
155}
156
157static int bcm63xx_hsspi_do_txrx(struct spi_device *spi, struct spi_transfer *t)
158{
159 struct bcm63xx_hsspi *bs = spi_master_get_devdata(spi->master);
160 unsigned int chip_select = spi->chip_select;
161 u16 opcode = 0;
162 int pending = t->len;
163 int step_size = HSSPI_BUFFER_LEN;
164 const u8 *tx = t->tx_buf;
165 u8 *rx = t->rx_buf;
166
167 bcm63xx_hsspi_set_clk(bs, spi, t->speed_hz);
168 bcm63xx_hsspi_set_cs(bs, spi->chip_select, true);
169
170 if (tx && rx)
171 opcode = HSSPI_OP_READ_WRITE;
172 else if (tx)
173 opcode = HSSPI_OP_WRITE;
174 else if (rx)
175 opcode = HSSPI_OP_READ;
176
177 if (opcode != HSSPI_OP_READ)
178 step_size -= HSSPI_OPCODE_LEN;
179
180 if ((opcode == HSSPI_OP_READ && t->rx_nbits == SPI_NBITS_DUAL) ||
181 (opcode == HSSPI_OP_WRITE && t->tx_nbits == SPI_NBITS_DUAL))
182 opcode |= HSSPI_OP_MULTIBIT;
183
184 __raw_writel(1 << MODE_CTRL_MULTIDATA_WR_SIZE_SHIFT |
185 1 << MODE_CTRL_MULTIDATA_RD_SIZE_SHIFT | 0xff,
186 bs->regs + HSSPI_PROFILE_MODE_CTRL_REG(chip_select));
187
188 while (pending > 0) {
189 int curr_step = min_t(int, step_size, pending);
190
191 reinit_completion(&bs->done);
192 if (tx) {
193 memcpy_toio(bs->fifo + HSSPI_OPCODE_LEN, tx, curr_step);
194 tx += curr_step;
195 }
196
197 __raw_writew(opcode | curr_step, bs->fifo);
198
199
200 __raw_writel(HSSPI_PINGx_CMD_DONE(0),
201 bs->regs + HSSPI_INT_MASK_REG);
202
203
204 __raw_writel(!chip_select << PINGPONG_CMD_SS_SHIFT |
205 chip_select << PINGPONG_CMD_PROFILE_SHIFT |
206 PINGPONG_COMMAND_START_NOW,
207 bs->regs + HSSPI_PINGPONG_COMMAND_REG(0));
208
209 if (wait_for_completion_timeout(&bs->done, HZ) == 0) {
210 dev_err(&bs->pdev->dev, "transfer timed out!\n");
211 return -ETIMEDOUT;
212 }
213
214 if (rx) {
215 memcpy_fromio(rx, bs->fifo, curr_step);
216 rx += curr_step;
217 }
218
219 pending -= curr_step;
220 }
221
222 return 0;
223}
224
225static int bcm63xx_hsspi_setup(struct spi_device *spi)
226{
227 struct bcm63xx_hsspi *bs = spi_master_get_devdata(spi->master);
228 u32 reg;
229
230 reg = __raw_readl(bs->regs +
231 HSSPI_PROFILE_SIGNAL_CTRL_REG(spi->chip_select));
232 reg &= ~(SIGNAL_CTRL_LAUNCH_RISING | SIGNAL_CTRL_LATCH_RISING);
233 if (spi->mode & SPI_CPHA)
234 reg |= SIGNAL_CTRL_LAUNCH_RISING;
235 else
236 reg |= SIGNAL_CTRL_LATCH_RISING;
237 __raw_writel(reg, bs->regs +
238 HSSPI_PROFILE_SIGNAL_CTRL_REG(spi->chip_select));
239
240 mutex_lock(&bs->bus_mutex);
241 reg = __raw_readl(bs->regs + HSSPI_GLOBAL_CTRL_REG);
242
243
244 if ((reg & GLOBAL_CTRL_CS_POLARITY_MASK) == bs->cs_polarity) {
245 if (spi->mode & SPI_CS_HIGH)
246 reg |= BIT(spi->chip_select);
247 else
248 reg &= ~BIT(spi->chip_select);
249 __raw_writel(reg, bs->regs + HSSPI_GLOBAL_CTRL_REG);
250 }
251
252 if (spi->mode & SPI_CS_HIGH)
253 bs->cs_polarity |= BIT(spi->chip_select);
254 else
255 bs->cs_polarity &= ~BIT(spi->chip_select);
256
257 mutex_unlock(&bs->bus_mutex);
258
259 return 0;
260}
261
262static int bcm63xx_hsspi_transfer_one(struct spi_master *master,
263 struct spi_message *msg)
264{
265 struct bcm63xx_hsspi *bs = spi_master_get_devdata(master);
266 struct spi_transfer *t;
267 struct spi_device *spi = msg->spi;
268 int status = -EINVAL;
269 int dummy_cs;
270 u32 reg;
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286 dummy_cs = !spi->chip_select;
287 bcm63xx_hsspi_set_cs(bs, dummy_cs, true);
288
289 list_for_each_entry(t, &msg->transfers, transfer_list) {
290 status = bcm63xx_hsspi_do_txrx(spi, t);
291 if (status)
292 break;
293
294 msg->actual_length += t->len;
295
296 spi_transfer_delay_exec(t);
297
298 if (t->cs_change)
299 bcm63xx_hsspi_set_cs(bs, spi->chip_select, false);
300 }
301
302 mutex_lock(&bs->bus_mutex);
303 reg = __raw_readl(bs->regs + HSSPI_GLOBAL_CTRL_REG);
304 reg &= ~GLOBAL_CTRL_CS_POLARITY_MASK;
305 reg |= bs->cs_polarity;
306 __raw_writel(reg, bs->regs + HSSPI_GLOBAL_CTRL_REG);
307 mutex_unlock(&bs->bus_mutex);
308
309 msg->status = status;
310 spi_finalize_current_message(master);
311
312 return 0;
313}
314
315static irqreturn_t bcm63xx_hsspi_interrupt(int irq, void *dev_id)
316{
317 struct bcm63xx_hsspi *bs = (struct bcm63xx_hsspi *)dev_id;
318
319 if (__raw_readl(bs->regs + HSSPI_INT_STATUS_MASKED_REG) == 0)
320 return IRQ_NONE;
321
322 __raw_writel(HSSPI_INT_CLEAR_ALL, bs->regs + HSSPI_INT_STATUS_REG);
323 __raw_writel(0, bs->regs + HSSPI_INT_MASK_REG);
324
325 complete(&bs->done);
326
327 return IRQ_HANDLED;
328}
329
330static int bcm63xx_hsspi_probe(struct platform_device *pdev)
331{
332 struct spi_master *master;
333 struct bcm63xx_hsspi *bs;
334 void __iomem *regs;
335 struct device *dev = &pdev->dev;
336 struct clk *clk, *pll_clk = NULL;
337 int irq, ret;
338 u32 reg, rate, num_cs = HSSPI_SPI_MAX_CS;
339 struct reset_control *reset;
340
341 irq = platform_get_irq(pdev, 0);
342 if (irq < 0)
343 return irq;
344
345 regs = devm_platform_ioremap_resource(pdev, 0);
346 if (IS_ERR(regs))
347 return PTR_ERR(regs);
348
349 clk = devm_clk_get(dev, "hsspi");
350
351 if (IS_ERR(clk))
352 return PTR_ERR(clk);
353
354 reset = devm_reset_control_get_optional_exclusive(dev, NULL);
355 if (IS_ERR(reset))
356 return PTR_ERR(reset);
357
358 ret = clk_prepare_enable(clk);
359 if (ret)
360 return ret;
361
362 ret = reset_control_reset(reset);
363 if (ret) {
364 dev_err(dev, "unable to reset device: %d\n", ret);
365 goto out_disable_clk;
366 }
367
368 rate = clk_get_rate(clk);
369 if (!rate) {
370 pll_clk = devm_clk_get(dev, "pll");
371
372 if (IS_ERR(pll_clk)) {
373 ret = PTR_ERR(pll_clk);
374 goto out_disable_clk;
375 }
376
377 ret = clk_prepare_enable(pll_clk);
378 if (ret)
379 goto out_disable_clk;
380
381 rate = clk_get_rate(pll_clk);
382 if (!rate) {
383 ret = -EINVAL;
384 goto out_disable_pll_clk;
385 }
386 }
387
388 master = spi_alloc_master(&pdev->dev, sizeof(*bs));
389 if (!master) {
390 ret = -ENOMEM;
391 goto out_disable_pll_clk;
392 }
393
394 bs = spi_master_get_devdata(master);
395 bs->pdev = pdev;
396 bs->clk = clk;
397 bs->pll_clk = pll_clk;
398 bs->regs = regs;
399 bs->speed_hz = rate;
400 bs->fifo = (u8 __iomem *)(bs->regs + HSSPI_FIFO_REG(0));
401
402 mutex_init(&bs->bus_mutex);
403 init_completion(&bs->done);
404
405 master->dev.of_node = dev->of_node;
406 if (!dev->of_node)
407 master->bus_num = HSSPI_BUS_NUM;
408
409 of_property_read_u32(dev->of_node, "num-cs", &num_cs);
410 if (num_cs > 8) {
411 dev_warn(dev, "unsupported number of cs (%i), reducing to 8\n",
412 num_cs);
413 num_cs = HSSPI_SPI_MAX_CS;
414 }
415 master->num_chipselect = num_cs;
416 master->setup = bcm63xx_hsspi_setup;
417 master->transfer_one_message = bcm63xx_hsspi_transfer_one;
418 master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH |
419 SPI_RX_DUAL | SPI_TX_DUAL;
420 master->bits_per_word_mask = SPI_BPW_MASK(8);
421 master->auto_runtime_pm = true;
422
423 platform_set_drvdata(pdev, master);
424
425
426 __raw_writel(0, bs->regs + HSSPI_INT_MASK_REG);
427
428
429 __raw_writel(HSSPI_INT_CLEAR_ALL, bs->regs + HSSPI_INT_STATUS_REG);
430
431
432 reg = __raw_readl(bs->regs + HSSPI_GLOBAL_CTRL_REG);
433 bs->cs_polarity = reg & GLOBAL_CTRL_CS_POLARITY_MASK;
434 __raw_writel(reg | GLOBAL_CTRL_CLK_GATE_SSOFF,
435 bs->regs + HSSPI_GLOBAL_CTRL_REG);
436
437 ret = devm_request_irq(dev, irq, bcm63xx_hsspi_interrupt, IRQF_SHARED,
438 pdev->name, bs);
439
440 if (ret)
441 goto out_put_master;
442
443 pm_runtime_enable(&pdev->dev);
444
445
446 ret = devm_spi_register_master(dev, master);
447 if (ret)
448 goto out_pm_disable;
449
450 return 0;
451
452out_pm_disable:
453 pm_runtime_disable(&pdev->dev);
454out_put_master:
455 spi_master_put(master);
456out_disable_pll_clk:
457 clk_disable_unprepare(pll_clk);
458out_disable_clk:
459 clk_disable_unprepare(clk);
460 return ret;
461}
462
463
464static int bcm63xx_hsspi_remove(struct platform_device *pdev)
465{
466 struct spi_master *master = platform_get_drvdata(pdev);
467 struct bcm63xx_hsspi *bs = spi_master_get_devdata(master);
468
469
470 __raw_writel(0, bs->regs + HSSPI_INT_MASK_REG);
471 clk_disable_unprepare(bs->pll_clk);
472 clk_disable_unprepare(bs->clk);
473
474 return 0;
475}
476
477#ifdef CONFIG_PM_SLEEP
478static int bcm63xx_hsspi_suspend(struct device *dev)
479{
480 struct spi_master *master = dev_get_drvdata(dev);
481 struct bcm63xx_hsspi *bs = spi_master_get_devdata(master);
482
483 spi_master_suspend(master);
484 clk_disable_unprepare(bs->pll_clk);
485 clk_disable_unprepare(bs->clk);
486
487 return 0;
488}
489
490static int bcm63xx_hsspi_resume(struct device *dev)
491{
492 struct spi_master *master = dev_get_drvdata(dev);
493 struct bcm63xx_hsspi *bs = spi_master_get_devdata(master);
494 int ret;
495
496 ret = clk_prepare_enable(bs->clk);
497 if (ret)
498 return ret;
499
500 if (bs->pll_clk) {
501 ret = clk_prepare_enable(bs->pll_clk);
502 if (ret) {
503 clk_disable_unprepare(bs->clk);
504 return ret;
505 }
506 }
507
508 spi_master_resume(master);
509
510 return 0;
511}
512#endif
513
514static SIMPLE_DEV_PM_OPS(bcm63xx_hsspi_pm_ops, bcm63xx_hsspi_suspend,
515 bcm63xx_hsspi_resume);
516
517static const struct of_device_id bcm63xx_hsspi_of_match[] = {
518 { .compatible = "brcm,bcm6328-hsspi", },
519 { },
520};
521MODULE_DEVICE_TABLE(of, bcm63xx_hsspi_of_match);
522
523static struct platform_driver bcm63xx_hsspi_driver = {
524 .driver = {
525 .name = "bcm63xx-hsspi",
526 .pm = &bcm63xx_hsspi_pm_ops,
527 .of_match_table = bcm63xx_hsspi_of_match,
528 },
529 .probe = bcm63xx_hsspi_probe,
530 .remove = bcm63xx_hsspi_remove,
531};
532
533module_platform_driver(bcm63xx_hsspi_driver);
534
535MODULE_ALIAS("platform:bcm63xx_hsspi");
536MODULE_DESCRIPTION("Broadcom BCM63xx High Speed SPI Controller driver");
537MODULE_AUTHOR("Jonas Gorski <jogo@openwrt.org>");
538MODULE_LICENSE("GPL");
539
