1
2
3
4
5
6
7
8
9
10
11
12
13
14#include <linux/clk.h>
15#include <linux/device.h>
16#include <linux/init.h>
17#include <linux/io.h>
18#include <linux/interrupt.h>
19#include <linux/module.h>
20#include <linux/slab.h>
21#include <linux/pm_runtime.h>
22#include <sound/designware_i2s.h>
23#include <sound/pcm.h>
24#include <sound/pcm_params.h>
25#include <sound/soc.h>
26#include <sound/dmaengine_pcm.h>
27#include "local.h"
28
29static inline void i2s_write_reg(void __iomem *io_base, int reg, u32 val)
30{
31 writel(val, io_base + reg);
32}
33
34static inline u32 i2s_read_reg(void __iomem *io_base, int reg)
35{
36 return readl(io_base + reg);
37}
38
39static inline void i2s_disable_channels(struct dw_i2s_dev *dev, u32 stream)
40{
41 u32 i = 0;
42
43 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
44 for (i = 0; i < 4; i++)
45 i2s_write_reg(dev->i2s_base, TER(i), 0);
46 } else {
47 for (i = 0; i < 4; i++)
48 i2s_write_reg(dev->i2s_base, RER(i), 0);
49 }
50}
51
52static inline void i2s_clear_irqs(struct dw_i2s_dev *dev, u32 stream)
53{
54 u32 i = 0;
55
56 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
57 for (i = 0; i < 4; i++)
58 i2s_read_reg(dev->i2s_base, TOR(i));
59 } else {
60 for (i = 0; i < 4; i++)
61 i2s_read_reg(dev->i2s_base, ROR(i));
62 }
63}
64
65static inline void i2s_disable_irqs(struct dw_i2s_dev *dev, u32 stream,
66 int chan_nr)
67{
68 u32 i, irq;
69
70 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
71 for (i = 0; i < (chan_nr / 2); i++) {
72 irq = i2s_read_reg(dev->i2s_base, IMR(i));
73 i2s_write_reg(dev->i2s_base, IMR(i), irq | 0x30);
74 }
75 } else {
76 for (i = 0; i < (chan_nr / 2); i++) {
77 irq = i2s_read_reg(dev->i2s_base, IMR(i));
78 i2s_write_reg(dev->i2s_base, IMR(i), irq | 0x03);
79 }
80 }
81}
82
83static inline void i2s_enable_irqs(struct dw_i2s_dev *dev, u32 stream,
84 int chan_nr)
85{
86 u32 i, irq;
87
88 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
89 for (i = 0; i < (chan_nr / 2); i++) {
90 irq = i2s_read_reg(dev->i2s_base, IMR(i));
91 i2s_write_reg(dev->i2s_base, IMR(i), irq & ~0x30);
92 }
93 } else {
94 for (i = 0; i < (chan_nr / 2); i++) {
95 irq = i2s_read_reg(dev->i2s_base, IMR(i));
96 i2s_write_reg(dev->i2s_base, IMR(i), irq & ~0x03);
97 }
98 }
99}
100
101static irqreturn_t i2s_irq_handler(int irq, void *dev_id)
102{
103 struct dw_i2s_dev *dev = dev_id;
104 bool irq_valid = false;
105 u32 isr[4];
106 int i;
107
108 for (i = 0; i < 4; i++)
109 isr[i] = i2s_read_reg(dev->i2s_base, ISR(i));
110
111 i2s_clear_irqs(dev, SNDRV_PCM_STREAM_PLAYBACK);
112 i2s_clear_irqs(dev, SNDRV_PCM_STREAM_CAPTURE);
113
114 for (i = 0; i < 4; i++) {
115
116
117
118
119 if ((isr[i] & ISR_TXFE) && (i == 0) && dev->use_pio) {
120 dw_pcm_push_tx(dev);
121 irq_valid = true;
122 }
123
124
125
126
127
128 if ((isr[i] & ISR_RXDA) && (i == 0) && dev->use_pio) {
129 dw_pcm_pop_rx(dev);
130 irq_valid = true;
131 }
132
133
134 if (isr[i] & ISR_TXFO) {
135 dev_err(dev->dev, "TX overrun (ch_id=%d)\n", i);
136 irq_valid = true;
137 }
138
139
140 if (isr[i] & ISR_RXFO) {
141 dev_err(dev->dev, "RX overrun (ch_id=%d)\n", i);
142 irq_valid = true;
143 }
144 }
145
146 if (irq_valid)
147 return IRQ_HANDLED;
148 else
149 return IRQ_NONE;
150}
151
152static void i2s_start(struct dw_i2s_dev *dev,
153 struct snd_pcm_substream *substream)
154{
155 struct i2s_clk_config_data *config = &dev->config;
156
157 i2s_write_reg(dev->i2s_base, IER, 1);
158 i2s_enable_irqs(dev, substream->stream, config->chan_nr);
159
160 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
161 i2s_write_reg(dev->i2s_base, ITER, 1);
162 else
163 i2s_write_reg(dev->i2s_base, IRER, 1);
164
165 i2s_write_reg(dev->i2s_base, CER, 1);
166}
167
168static void i2s_stop(struct dw_i2s_dev *dev,
169 struct snd_pcm_substream *substream)
170{
171
172 i2s_clear_irqs(dev, substream->stream);
173 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
174 i2s_write_reg(dev->i2s_base, ITER, 0);
175 else
176 i2s_write_reg(dev->i2s_base, IRER, 0);
177
178 i2s_disable_irqs(dev, substream->stream, 8);
179
180 if (!dev->active) {
181 i2s_write_reg(dev->i2s_base, CER, 0);
182 i2s_write_reg(dev->i2s_base, IER, 0);
183 }
184}
185
186static int dw_i2s_startup(struct snd_pcm_substream *substream,
187 struct snd_soc_dai *cpu_dai)
188{
189 struct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);
190 union dw_i2s_snd_dma_data *dma_data = NULL;
191
192 if (!(dev->capability & DWC_I2S_RECORD) &&
193 (substream->stream == SNDRV_PCM_STREAM_CAPTURE))
194 return -EINVAL;
195
196 if (!(dev->capability & DWC_I2S_PLAY) &&
197 (substream->stream == SNDRV_PCM_STREAM_PLAYBACK))
198 return -EINVAL;
199
200 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
201 dma_data = &dev->play_dma_data;
202 else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
203 dma_data = &dev->capture_dma_data;
204
205 snd_soc_dai_set_dma_data(cpu_dai, substream, (void *)dma_data);
206
207 return 0;
208}
209
210static void dw_i2s_config(struct dw_i2s_dev *dev, int stream)
211{
212 u32 ch_reg;
213 struct i2s_clk_config_data *config = &dev->config;
214
215
216 i2s_disable_channels(dev, stream);
217
218 for (ch_reg = 0; ch_reg < (config->chan_nr / 2); ch_reg++) {
219 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
220 i2s_write_reg(dev->i2s_base, TCR(ch_reg),
221 dev->xfer_resolution);
222 i2s_write_reg(dev->i2s_base, TFCR(ch_reg),
223 dev->fifo_th - 1);
224 i2s_write_reg(dev->i2s_base, TER(ch_reg), 1);
225 } else {
226 i2s_write_reg(dev->i2s_base, RCR(ch_reg),
227 dev->xfer_resolution);
228 i2s_write_reg(dev->i2s_base, RFCR(ch_reg),
229 dev->fifo_th - 1);
230 i2s_write_reg(dev->i2s_base, RER(ch_reg), 1);
231 }
232
233 }
234}
235
236static int dw_i2s_hw_params(struct snd_pcm_substream *substream,
237 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
238{
239 struct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);
240 struct i2s_clk_config_data *config = &dev->config;
241 int ret;
242
243 switch (params_format(params)) {
244 case SNDRV_PCM_FORMAT_S16_LE:
245 config->data_width = 16;
246 dev->ccr = 0x00;
247 dev->xfer_resolution = 0x02;
248 break;
249
250 case SNDRV_PCM_FORMAT_S24_LE:
251 config->data_width = 24;
252 dev->ccr = 0x08;
253 dev->xfer_resolution = 0x04;
254 break;
255
256 case SNDRV_PCM_FORMAT_S32_LE:
257 config->data_width = 32;
258 dev->ccr = 0x10;
259 dev->xfer_resolution = 0x05;
260 break;
261
262 default:
263 dev_err(dev->dev, "designware-i2s: unsupported PCM fmt");
264 return -EINVAL;
265 }
266
267 config->chan_nr = params_channels(params);
268
269 switch (config->chan_nr) {
270 case EIGHT_CHANNEL_SUPPORT:
271 case SIX_CHANNEL_SUPPORT:
272 case FOUR_CHANNEL_SUPPORT:
273 case TWO_CHANNEL_SUPPORT:
274 break;
275 default:
276 dev_err(dev->dev, "channel not supported\n");
277 return -EINVAL;
278 }
279
280 dw_i2s_config(dev, substream->stream);
281
282 i2s_write_reg(dev->i2s_base, CCR, dev->ccr);
283
284 config->sample_rate = params_rate(params);
285
286 if (dev->capability & DW_I2S_MASTER) {
287 if (dev->i2s_clk_cfg) {
288 ret = dev->i2s_clk_cfg(config);
289 if (ret < 0) {
290 dev_err(dev->dev, "runtime audio clk config fail\n");
291 return ret;
292 }
293 } else {
294 u32 bitclk = config->sample_rate *
295 config->data_width * 2;
296
297 ret = clk_set_rate(dev->clk, bitclk);
298 if (ret) {
299 dev_err(dev->dev, "Can't set I2S clock rate: %d\n",
300 ret);
301 return ret;
302 }
303 }
304 }
305 return 0;
306}
307
308static void dw_i2s_shutdown(struct snd_pcm_substream *substream,
309 struct snd_soc_dai *dai)
310{
311 snd_soc_dai_set_dma_data(dai, substream, NULL);
312}
313
314static int dw_i2s_prepare(struct snd_pcm_substream *substream,
315 struct snd_soc_dai *dai)
316{
317 struct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);
318
319 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
320 i2s_write_reg(dev->i2s_base, TXFFR, 1);
321 else
322 i2s_write_reg(dev->i2s_base, RXFFR, 1);
323
324 return 0;
325}
326
327static int dw_i2s_trigger(struct snd_pcm_substream *substream,
328 int cmd, struct snd_soc_dai *dai)
329{
330 struct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);
331 int ret = 0;
332
333 switch (cmd) {
334 case SNDRV_PCM_TRIGGER_START:
335 case SNDRV_PCM_TRIGGER_RESUME:
336 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
337 dev->active++;
338 i2s_start(dev, substream);
339 break;
340
341 case SNDRV_PCM_TRIGGER_STOP:
342 case SNDRV_PCM_TRIGGER_SUSPEND:
343 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
344 dev->active--;
345 i2s_stop(dev, substream);
346 break;
347 default:
348 ret = -EINVAL;
349 break;
350 }
351 return ret;
352}
353
354static int dw_i2s_set_fmt(struct snd_soc_dai *cpu_dai, unsigned int fmt)
355{
356 struct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);
357 int ret = 0;
358
359 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
360 case SND_SOC_DAIFMT_CBM_CFM:
361 if (dev->capability & DW_I2S_SLAVE)
362 ret = 0;
363 else
364 ret = -EINVAL;
365 break;
366 case SND_SOC_DAIFMT_CBS_CFS:
367 if (dev->capability & DW_I2S_MASTER)
368 ret = 0;
369 else
370 ret = -EINVAL;
371 break;
372 case SND_SOC_DAIFMT_CBM_CFS:
373 case SND_SOC_DAIFMT_CBS_CFM:
374 ret = -EINVAL;
375 break;
376 default:
377 dev_dbg(dev->dev, "dwc : Invalid master/slave format\n");
378 ret = -EINVAL;
379 break;
380 }
381 return ret;
382}
383
384static const struct snd_soc_dai_ops dw_i2s_dai_ops = {
385 .startup = dw_i2s_startup,
386 .shutdown = dw_i2s_shutdown,
387 .hw_params = dw_i2s_hw_params,
388 .prepare = dw_i2s_prepare,
389 .trigger = dw_i2s_trigger,
390 .set_fmt = dw_i2s_set_fmt,
391};
392
393#ifdef CONFIG_PM
394static int dw_i2s_runtime_suspend(struct device *dev)
395{
396 struct dw_i2s_dev *dw_dev = dev_get_drvdata(dev);
397
398 if (dw_dev->capability & DW_I2S_MASTER)
399 clk_disable(dw_dev->clk);
400 return 0;
401}
402
403static int dw_i2s_runtime_resume(struct device *dev)
404{
405 struct dw_i2s_dev *dw_dev = dev_get_drvdata(dev);
406
407 if (dw_dev->capability & DW_I2S_MASTER)
408 clk_enable(dw_dev->clk);
409 return 0;
410}
411
412static int dw_i2s_suspend(struct snd_soc_component *component)
413{
414 struct dw_i2s_dev *dev = snd_soc_component_get_drvdata(component);
415
416 if (dev->capability & DW_I2S_MASTER)
417 clk_disable(dev->clk);
418 return 0;
419}
420
421static int dw_i2s_resume(struct snd_soc_component *component)
422{
423 struct dw_i2s_dev *dev = snd_soc_component_get_drvdata(component);
424 struct snd_soc_dai *dai;
425 int stream;
426
427 if (dev->capability & DW_I2S_MASTER)
428 clk_enable(dev->clk);
429
430 for_each_component_dais(component, dai) {
431 for_each_pcm_streams(stream)
432 if (snd_soc_dai_stream_active(dai, stream))
433 dw_i2s_config(dev, stream);
434 }
435
436 return 0;
437}
438
439#else
440#define dw_i2s_suspend NULL
441#define dw_i2s_resume NULL
442#endif
443
444static const struct snd_soc_component_driver dw_i2s_component = {
445 .name = "dw-i2s",
446 .suspend = dw_i2s_suspend,
447 .resume = dw_i2s_resume,
448};
449
450
451
452
453
454
455
456
457
458
459static const u32 fifo_width[COMP_MAX_WORDSIZE] = {
460 12, 16, 20, 24, 32, 0, 0, 0
461};
462
463
464static const u32 bus_widths[COMP_MAX_DATA_WIDTH] = {
465 DMA_SLAVE_BUSWIDTH_1_BYTE,
466 DMA_SLAVE_BUSWIDTH_2_BYTES,
467 DMA_SLAVE_BUSWIDTH_4_BYTES,
468 DMA_SLAVE_BUSWIDTH_UNDEFINED
469};
470
471
472static const u32 formats[COMP_MAX_WORDSIZE] = {
473 SNDRV_PCM_FMTBIT_S16_LE,
474 SNDRV_PCM_FMTBIT_S16_LE,
475 SNDRV_PCM_FMTBIT_S24_LE,
476 SNDRV_PCM_FMTBIT_S24_LE,
477 SNDRV_PCM_FMTBIT_S32_LE,
478 0,
479 0,
480 0
481};
482
483static int dw_configure_dai(struct dw_i2s_dev *dev,
484 struct snd_soc_dai_driver *dw_i2s_dai,
485 unsigned int rates)
486{
487
488
489
490
491 u32 comp1 = i2s_read_reg(dev->i2s_base, dev->i2s_reg_comp1);
492 u32 comp2 = i2s_read_reg(dev->i2s_base, dev->i2s_reg_comp2);
493 u32 fifo_depth = 1 << (1 + COMP1_FIFO_DEPTH_GLOBAL(comp1));
494 u32 idx;
495
496 if (dev->capability & DWC_I2S_RECORD &&
497 dev->quirks & DW_I2S_QUIRK_COMP_PARAM1)
498 comp1 = comp1 & ~BIT(5);
499
500 if (dev->capability & DWC_I2S_PLAY &&
501 dev->quirks & DW_I2S_QUIRK_COMP_PARAM1)
502 comp1 = comp1 & ~BIT(6);
503
504 if (COMP1_TX_ENABLED(comp1)) {
505 dev_dbg(dev->dev, " designware: play supported\n");
506 idx = COMP1_TX_WORDSIZE_0(comp1);
507 if (WARN_ON(idx >= ARRAY_SIZE(formats)))
508 return -EINVAL;
509 if (dev->quirks & DW_I2S_QUIRK_16BIT_IDX_OVERRIDE)
510 idx = 1;
511 dw_i2s_dai->playback.channels_min = MIN_CHANNEL_NUM;
512 dw_i2s_dai->playback.channels_max =
513 1 << (COMP1_TX_CHANNELS(comp1) + 1);
514 dw_i2s_dai->playback.formats = formats[idx];
515 dw_i2s_dai->playback.rates = rates;
516 }
517
518 if (COMP1_RX_ENABLED(comp1)) {
519 dev_dbg(dev->dev, "designware: record supported\n");
520 idx = COMP2_RX_WORDSIZE_0(comp2);
521 if (WARN_ON(idx >= ARRAY_SIZE(formats)))
522 return -EINVAL;
523 if (dev->quirks & DW_I2S_QUIRK_16BIT_IDX_OVERRIDE)
524 idx = 1;
525 dw_i2s_dai->capture.channels_min = MIN_CHANNEL_NUM;
526 dw_i2s_dai->capture.channels_max =
527 1 << (COMP1_RX_CHANNELS(comp1) + 1);
528 dw_i2s_dai->capture.formats = formats[idx];
529 dw_i2s_dai->capture.rates = rates;
530 }
531
532 if (COMP1_MODE_EN(comp1)) {
533 dev_dbg(dev->dev, "designware: i2s master mode supported\n");
534 dev->capability |= DW_I2S_MASTER;
535 } else {
536 dev_dbg(dev->dev, "designware: i2s slave mode supported\n");
537 dev->capability |= DW_I2S_SLAVE;
538 }
539
540 dev->fifo_th = fifo_depth / 2;
541 return 0;
542}
543
544static int dw_configure_dai_by_pd(struct dw_i2s_dev *dev,
545 struct snd_soc_dai_driver *dw_i2s_dai,
546 struct resource *res,
547 const struct i2s_platform_data *pdata)
548{
549 u32 comp1 = i2s_read_reg(dev->i2s_base, dev->i2s_reg_comp1);
550 u32 idx = COMP1_APB_DATA_WIDTH(comp1);
551 int ret;
552
553 if (WARN_ON(idx >= ARRAY_SIZE(bus_widths)))
554 return -EINVAL;
555
556 ret = dw_configure_dai(dev, dw_i2s_dai, pdata->snd_rates);
557 if (ret < 0)
558 return ret;
559
560 if (dev->quirks & DW_I2S_QUIRK_16BIT_IDX_OVERRIDE)
561 idx = 1;
562
563 dev->play_dma_data.pd.data = pdata->play_dma_data;
564 dev->capture_dma_data.pd.data = pdata->capture_dma_data;
565 dev->play_dma_data.pd.addr = res->start + I2S_TXDMA;
566 dev->capture_dma_data.pd.addr = res->start + I2S_RXDMA;
567 dev->play_dma_data.pd.max_burst = 16;
568 dev->capture_dma_data.pd.max_burst = 16;
569 dev->play_dma_data.pd.addr_width = bus_widths[idx];
570 dev->capture_dma_data.pd.addr_width = bus_widths[idx];
571 dev->play_dma_data.pd.filter = pdata->filter;
572 dev->capture_dma_data.pd.filter = pdata->filter;
573
574 return 0;
575}
576
577static int dw_configure_dai_by_dt(struct dw_i2s_dev *dev,
578 struct snd_soc_dai_driver *dw_i2s_dai,
579 struct resource *res)
580{
581 u32 comp1 = i2s_read_reg(dev->i2s_base, I2S_COMP_PARAM_1);
582 u32 comp2 = i2s_read_reg(dev->i2s_base, I2S_COMP_PARAM_2);
583 u32 fifo_depth = 1 << (1 + COMP1_FIFO_DEPTH_GLOBAL(comp1));
584 u32 idx = COMP1_APB_DATA_WIDTH(comp1);
585 u32 idx2;
586 int ret;
587
588 if (WARN_ON(idx >= ARRAY_SIZE(bus_widths)))
589 return -EINVAL;
590
591 ret = dw_configure_dai(dev, dw_i2s_dai, SNDRV_PCM_RATE_8000_192000);
592 if (ret < 0)
593 return ret;
594
595 if (COMP1_TX_ENABLED(comp1)) {
596 idx2 = COMP1_TX_WORDSIZE_0(comp1);
597
598 dev->capability |= DWC_I2S_PLAY;
599 dev->play_dma_data.dt.addr = res->start + I2S_TXDMA;
600 dev->play_dma_data.dt.addr_width = bus_widths[idx];
601 dev->play_dma_data.dt.fifo_size = fifo_depth *
602 (fifo_width[idx2]) >> 8;
603 dev->play_dma_data.dt.maxburst = 16;
604 }
605 if (COMP1_RX_ENABLED(comp1)) {
606 idx2 = COMP2_RX_WORDSIZE_0(comp2);
607
608 dev->capability |= DWC_I2S_RECORD;
609 dev->capture_dma_data.dt.addr = res->start + I2S_RXDMA;
610 dev->capture_dma_data.dt.addr_width = bus_widths[idx];
611 dev->capture_dma_data.dt.fifo_size = fifo_depth *
612 (fifo_width[idx2] >> 8);
613 dev->capture_dma_data.dt.maxburst = 16;
614 }
615
616 return 0;
617
618}
619
620static int dw_i2s_probe(struct platform_device *pdev)
621{
622 const struct i2s_platform_data *pdata = pdev->dev.platform_data;
623 struct dw_i2s_dev *dev;
624 struct resource *res;
625 int ret, irq;
626 struct snd_soc_dai_driver *dw_i2s_dai;
627 const char *clk_id;
628
629 dev = devm_kzalloc(&pdev->dev, sizeof(*dev), GFP_KERNEL);
630 if (!dev)
631 return -ENOMEM;
632
633 dw_i2s_dai = devm_kzalloc(&pdev->dev, sizeof(*dw_i2s_dai), GFP_KERNEL);
634 if (!dw_i2s_dai)
635 return -ENOMEM;
636
637 dw_i2s_dai->ops = &dw_i2s_dai_ops;
638
639 dev->i2s_base = devm_platform_get_and_ioremap_resource(pdev, 0, &res);
640 if (IS_ERR(dev->i2s_base))
641 return PTR_ERR(dev->i2s_base);
642
643 dev->dev = &pdev->dev;
644
645 irq = platform_get_irq_optional(pdev, 0);
646 if (irq >= 0) {
647 ret = devm_request_irq(&pdev->dev, irq, i2s_irq_handler, 0,
648 pdev->name, dev);
649 if (ret < 0) {
650 dev_err(&pdev->dev, "failed to request irq\n");
651 return ret;
652 }
653 }
654
655 dev->i2s_reg_comp1 = I2S_COMP_PARAM_1;
656 dev->i2s_reg_comp2 = I2S_COMP_PARAM_2;
657 if (pdata) {
658 dev->capability = pdata->cap;
659 clk_id = NULL;
660 dev->quirks = pdata->quirks;
661 if (dev->quirks & DW_I2S_QUIRK_COMP_REG_OFFSET) {
662 dev->i2s_reg_comp1 = pdata->i2s_reg_comp1;
663 dev->i2s_reg_comp2 = pdata->i2s_reg_comp2;
664 }
665 ret = dw_configure_dai_by_pd(dev, dw_i2s_dai, res, pdata);
666 } else {
667 clk_id = "i2sclk";
668 ret = dw_configure_dai_by_dt(dev, dw_i2s_dai, res);
669 }
670 if (ret < 0)
671 return ret;
672
673 if (dev->capability & DW_I2S_MASTER) {
674 if (pdata) {
675 dev->i2s_clk_cfg = pdata->i2s_clk_cfg;
676 if (!dev->i2s_clk_cfg) {
677 dev_err(&pdev->dev, "no clock configure method\n");
678 return -ENODEV;
679 }
680 }
681 dev->clk = devm_clk_get(&pdev->dev, clk_id);
682
683 if (IS_ERR(dev->clk))
684 return PTR_ERR(dev->clk);
685
686 ret = clk_prepare_enable(dev->clk);
687 if (ret < 0)
688 return ret;
689 }
690
691 dev_set_drvdata(&pdev->dev, dev);
692 ret = devm_snd_soc_register_component(&pdev->dev, &dw_i2s_component,
693 dw_i2s_dai, 1);
694 if (ret != 0) {
695 dev_err(&pdev->dev, "not able to register dai\n");
696 goto err_clk_disable;
697 }
698
699 if (!pdata) {
700 if (irq >= 0) {
701 ret = dw_pcm_register(pdev);
702 dev->use_pio = true;
703 } else {
704 ret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL,
705 0);
706 dev->use_pio = false;
707 }
708
709 if (ret) {
710 dev_err(&pdev->dev, "could not register pcm: %d\n",
711 ret);
712 goto err_clk_disable;
713 }
714 }
715
716 pm_runtime_enable(&pdev->dev);
717 return 0;
718
719err_clk_disable:
720 if (dev->capability & DW_I2S_MASTER)
721 clk_disable_unprepare(dev->clk);
722 return ret;
723}
724
725static int dw_i2s_remove(struct platform_device *pdev)
726{
727 struct dw_i2s_dev *dev = dev_get_drvdata(&pdev->dev);
728
729 if (dev->capability & DW_I2S_MASTER)
730 clk_disable_unprepare(dev->clk);
731
732 pm_runtime_disable(&pdev->dev);
733 return 0;
734}
735
736#ifdef CONFIG_OF
737static const struct of_device_id dw_i2s_of_match[] = {
738 { .compatible = "snps,designware-i2s", },
739 {},
740};
741
742MODULE_DEVICE_TABLE(of, dw_i2s_of_match);
743#endif
744
745static const struct dev_pm_ops dwc_pm_ops = {
746 SET_RUNTIME_PM_OPS(dw_i2s_runtime_suspend, dw_i2s_runtime_resume, NULL)
747};
748
749static struct platform_driver dw_i2s_driver = {
750 .probe = dw_i2s_probe,
751 .remove = dw_i2s_remove,
752 .driver = {
753 .name = "designware-i2s",
754 .of_match_table = of_match_ptr(dw_i2s_of_match),
755 .pm = &dwc_pm_ops,
756 },
757};
758
759module_platform_driver(dw_i2s_driver);
760
761MODULE_AUTHOR("Rajeev Kumar <rajeevkumar.linux@gmail.com>");
762MODULE_DESCRIPTION("DESIGNWARE I2S SoC Interface");
763MODULE_LICENSE("GPL");
764MODULE_ALIAS("platform:designware_i2s");
765
