1
2
3
4
5
6
7
8
9
10
11#include <linux/delay.h>
12#include <linux/dma-mapping.h>
13#include <linux/pm_runtime.h>
14#include <linux/io.h>
15#include <linux/of.h>
16#include <linux/of_device.h>
17#include <linux/scatterlist.h>
18#include <linux/sh_dma.h>
19#include <linux/slab.h>
20#include <linux/module.h>
21#include <linux/workqueue.h>
22#include <sound/soc.h>
23#include <sound/pcm_params.h>
24#include <sound/sh_fsi.h>
25
26
27#define REG_DO_FMT 0x0000
28#define REG_DOFF_CTL 0x0004
29#define REG_DOFF_ST 0x0008
30#define REG_DI_FMT 0x000C
31#define REG_DIFF_CTL 0x0010
32#define REG_DIFF_ST 0x0014
33#define REG_CKG1 0x0018
34#define REG_CKG2 0x001C
35#define REG_DIDT 0x0020
36#define REG_DODT 0x0024
37#define REG_MUTE_ST 0x0028
38#define REG_OUT_DMAC 0x002C
39#define REG_OUT_SEL 0x0030
40#define REG_IN_DMAC 0x0038
41
42
43#define MST_CLK_RST 0x0210
44#define MST_SOFT_RST 0x0214
45#define MST_FIFO_SZ 0x0218
46
47
48#define A_MST_CTLR 0x0180
49#define B_MST_CTLR 0x01A0
50#define CPU_INT_ST 0x01F4
51#define CPU_IEMSK 0x01F8
52#define CPU_IMSK 0x01FC
53#define INT_ST 0x0200
54#define IEMSK 0x0204
55#define IMSK 0x0208
56
57
58
59#define CR_BWS_MASK (0x3 << 20)
60#define CR_BWS_24 (0x0 << 20)
61#define CR_BWS_16 (0x1 << 20)
62#define CR_BWS_20 (0x2 << 20)
63
64#define CR_DTMD_PCM (0x0 << 8)
65#define CR_DTMD_SPDIF_PCM (0x1 << 8)
66#define CR_DTMD_SPDIF_STREAM (0x2 << 8)
67
68#define CR_MONO (0x0 << 4)
69#define CR_MONO_D (0x1 << 4)
70#define CR_PCM (0x2 << 4)
71#define CR_I2S (0x3 << 4)
72#define CR_TDM (0x4 << 4)
73#define CR_TDM_D (0x5 << 4)
74
75
76
77#define VDMD_MASK (0x3 << 4)
78#define VDMD_FRONT (0x0 << 4)
79#define VDMD_BACK (0x1 << 4)
80#define VDMD_STREAM (0x2 << 4)
81
82#define DMA_ON (0x1 << 0)
83
84
85
86#define IRQ_HALF 0x00100000
87#define FIFO_CLR 0x00000001
88
89
90#define ERR_OVER 0x00000010
91#define ERR_UNDER 0x00000001
92#define ST_ERR (ERR_OVER | ERR_UNDER)
93
94
95#define ACKMD_MASK 0x00007000
96#define BPFMD_MASK 0x00000700
97#define DIMD (1 << 4)
98#define DOMD (1 << 0)
99
100
101#define BP (1 << 4)
102#define SE (1 << 0)
103
104
105#define CRB (1 << 4)
106#define CRA (1 << 0)
107
108
109#define BI_SHIFT 12
110#define BO_SHIFT 8
111#define AI_SHIFT 4
112#define AO_SHIFT 0
113#define AB_IO(param, shift) (param << shift)
114
115
116#define PBSR (1 << 12)
117#define PASR (1 << 8)
118#define IR (1 << 4)
119#define FSISR (1 << 0)
120
121
122#define DMMD (1 << 4)
123
124
125
126#define FIFO_SZ_MASK 0x7
127
128#define FSI_RATES SNDRV_PCM_RATE_8000_96000
129
130#define FSI_FMTS (SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE)
131
132
133
134
135
136
137
138
139
140
141#define SHIFT_16DATA 0
142#define SHIFT_24DATA 4
143
144#define PACKAGE_24BITBUS_BACK 0
145#define PACKAGE_24BITBUS_FRONT 1
146#define PACKAGE_16BITBUS_STREAM 2
147
148#define BUSOP_SET(s, a) ((a) << SHIFT_ ## s ## DATA)
149#define BUSOP_GET(s, a) (((a) >> SHIFT_ ## s ## DATA) & 0xF)
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200struct fsi_stream_handler;
201struct fsi_stream {
202
203
204
205
206 struct snd_pcm_substream *substream;
207 int fifo_sample_capa;
208 int buff_sample_capa;
209 int buff_sample_pos;
210 int period_samples;
211 int period_pos;
212 int sample_width;
213 int uerr_num;
214 int oerr_num;
215
216
217
218
219 u32 bus_option;
220
221
222
223
224 struct fsi_stream_handler *handler;
225 struct fsi_priv *priv;
226
227
228
229
230 struct dma_chan *chan;
231 int dma_id;
232};
233
234struct fsi_clk {
235
236 struct clk *own;
237 struct clk *xck;
238 struct clk *ick;
239 struct clk *div;
240 int (*set_rate)(struct device *dev,
241 struct fsi_priv *fsi);
242
243 unsigned long rate;
244 unsigned int count;
245};
246
247struct fsi_priv {
248 void __iomem *base;
249 phys_addr_t phys;
250 struct fsi_master *master;
251
252 struct fsi_stream playback;
253 struct fsi_stream capture;
254
255 struct fsi_clk clock;
256
257 u32 fmt;
258
259 int chan_num:16;
260 unsigned int clk_master:1;
261 unsigned int clk_cpg:1;
262 unsigned int spdif:1;
263 unsigned int enable_stream:1;
264 unsigned int bit_clk_inv:1;
265 unsigned int lr_clk_inv:1;
266};
267
268struct fsi_stream_handler {
269 int (*init)(struct fsi_priv *fsi, struct fsi_stream *io);
270 int (*quit)(struct fsi_priv *fsi, struct fsi_stream *io);
271 int (*probe)(struct fsi_priv *fsi, struct fsi_stream *io, struct device *dev);
272 int (*transfer)(struct fsi_priv *fsi, struct fsi_stream *io);
273 int (*remove)(struct fsi_priv *fsi, struct fsi_stream *io);
274 int (*start_stop)(struct fsi_priv *fsi, struct fsi_stream *io,
275 int enable);
276};
277#define fsi_stream_handler_call(io, func, args...) \
278 (!(io) ? -ENODEV : \
279 !((io)->handler->func) ? 0 : \
280 (io)->handler->func(args))
281
282struct fsi_core {
283 int ver;
284
285 u32 int_st;
286 u32 iemsk;
287 u32 imsk;
288 u32 a_mclk;
289 u32 b_mclk;
290};
291
292struct fsi_master {
293 void __iomem *base;
294 struct fsi_priv fsia;
295 struct fsi_priv fsib;
296 const struct fsi_core *core;
297 spinlock_t lock;
298};
299
300static inline int fsi_stream_is_play(struct fsi_priv *fsi,
301 struct fsi_stream *io)
302{
303 return &fsi->playback == io;
304}
305
306
307
308
309
310
311static void __fsi_reg_write(u32 __iomem *reg, u32 data)
312{
313
314 data &= 0x00ffffff;
315
316 __raw_writel(data, reg);
317}
318
319static u32 __fsi_reg_read(u32 __iomem *reg)
320{
321 return __raw_readl(reg);
322}
323
324static void __fsi_reg_mask_set(u32 __iomem *reg, u32 mask, u32 data)
325{
326 u32 val = __fsi_reg_read(reg);
327
328 val &= ~mask;
329 val |= data & mask;
330
331 __fsi_reg_write(reg, val);
332}
333
334#define fsi_reg_write(p, r, d)\
335 __fsi_reg_write((p->base + REG_##r), d)
336
337#define fsi_reg_read(p, r)\
338 __fsi_reg_read((p->base + REG_##r))
339
340#define fsi_reg_mask_set(p, r, m, d)\
341 __fsi_reg_mask_set((p->base + REG_##r), m, d)
342
343#define fsi_master_read(p, r) _fsi_master_read(p, MST_##r)
344#define fsi_core_read(p, r) _fsi_master_read(p, p->core->r)
345static u32 _fsi_master_read(struct fsi_master *master, u32 reg)
346{
347 u32 ret;
348 unsigned long flags;
349
350 spin_lock_irqsave(&master->lock, flags);
351 ret = __fsi_reg_read(master->base + reg);
352 spin_unlock_irqrestore(&master->lock, flags);
353
354 return ret;
355}
356
357#define fsi_master_mask_set(p, r, m, d) _fsi_master_mask_set(p, MST_##r, m, d)
358#define fsi_core_mask_set(p, r, m, d) _fsi_master_mask_set(p, p->core->r, m, d)
359static void _fsi_master_mask_set(struct fsi_master *master,
360 u32 reg, u32 mask, u32 data)
361{
362 unsigned long flags;
363
364 spin_lock_irqsave(&master->lock, flags);
365 __fsi_reg_mask_set(master->base + reg, mask, data);
366 spin_unlock_irqrestore(&master->lock, flags);
367}
368
369
370
371
372static int fsi_version(struct fsi_master *master)
373{
374 return master->core->ver;
375}
376
377static struct fsi_master *fsi_get_master(struct fsi_priv *fsi)
378{
379 return fsi->master;
380}
381
382static int fsi_is_clk_master(struct fsi_priv *fsi)
383{
384 return fsi->clk_master;
385}
386
387static int fsi_is_port_a(struct fsi_priv *fsi)
388{
389 return fsi->master->base == fsi->base;
390}
391
392static int fsi_is_spdif(struct fsi_priv *fsi)
393{
394 return fsi->spdif;
395}
396
397static int fsi_is_enable_stream(struct fsi_priv *fsi)
398{
399 return fsi->enable_stream;
400}
401
402static int fsi_is_play(struct snd_pcm_substream *substream)
403{
404 return substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
405}
406
407static struct snd_soc_dai *fsi_get_dai(struct snd_pcm_substream *substream)
408{
409 struct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);
410
411 return asoc_rtd_to_cpu(rtd, 0);
412}
413
414static struct fsi_priv *fsi_get_priv_frm_dai(struct snd_soc_dai *dai)
415{
416 struct fsi_master *master = snd_soc_dai_get_drvdata(dai);
417
418 if (dai->id == 0)
419 return &master->fsia;
420 else
421 return &master->fsib;
422}
423
424static struct fsi_priv *fsi_get_priv(struct snd_pcm_substream *substream)
425{
426 return fsi_get_priv_frm_dai(fsi_get_dai(substream));
427}
428
429static u32 fsi_get_port_shift(struct fsi_priv *fsi, struct fsi_stream *io)
430{
431 int is_play = fsi_stream_is_play(fsi, io);
432 int is_porta = fsi_is_port_a(fsi);
433 u32 shift;
434
435 if (is_porta)
436 shift = is_play ? AO_SHIFT : AI_SHIFT;
437 else
438 shift = is_play ? BO_SHIFT : BI_SHIFT;
439
440 return shift;
441}
442
443static int fsi_frame2sample(struct fsi_priv *fsi, int frames)
444{
445 return frames * fsi->chan_num;
446}
447
448static int fsi_sample2frame(struct fsi_priv *fsi, int samples)
449{
450 return samples / fsi->chan_num;
451}
452
453static int fsi_get_current_fifo_samples(struct fsi_priv *fsi,
454 struct fsi_stream *io)
455{
456 int is_play = fsi_stream_is_play(fsi, io);
457 u32 status;
458 int frames;
459
460 status = is_play ?
461 fsi_reg_read(fsi, DOFF_ST) :
462 fsi_reg_read(fsi, DIFF_ST);
463
464 frames = 0x1ff & (status >> 8);
465
466 return fsi_frame2sample(fsi, frames);
467}
468
469static void fsi_count_fifo_err(struct fsi_priv *fsi)
470{
471 u32 ostatus = fsi_reg_read(fsi, DOFF_ST);
472 u32 istatus = fsi_reg_read(fsi, DIFF_ST);
473
474 if (ostatus & ERR_OVER)
475 fsi->playback.oerr_num++;
476
477 if (ostatus & ERR_UNDER)
478 fsi->playback.uerr_num++;
479
480 if (istatus & ERR_OVER)
481 fsi->capture.oerr_num++;
482
483 if (istatus & ERR_UNDER)
484 fsi->capture.uerr_num++;
485
486 fsi_reg_write(fsi, DOFF_ST, 0);
487 fsi_reg_write(fsi, DIFF_ST, 0);
488}
489
490
491
492
493static inline struct fsi_stream *fsi_stream_get(struct fsi_priv *fsi,
494 struct snd_pcm_substream *substream)
495{
496 return fsi_is_play(substream) ? &fsi->playback : &fsi->capture;
497}
498
499static int fsi_stream_is_working(struct fsi_priv *fsi,
500 struct fsi_stream *io)
501{
502 struct fsi_master *master = fsi_get_master(fsi);
503 unsigned long flags;
504 int ret;
505
506 spin_lock_irqsave(&master->lock, flags);
507 ret = !!(io->substream && io->substream->runtime);
508 spin_unlock_irqrestore(&master->lock, flags);
509
510 return ret;
511}
512
513static struct fsi_priv *fsi_stream_to_priv(struct fsi_stream *io)
514{
515 return io->priv;
516}
517
518static void fsi_stream_init(struct fsi_priv *fsi,
519 struct fsi_stream *io,
520 struct snd_pcm_substream *substream)
521{
522 struct snd_pcm_runtime *runtime = substream->runtime;
523 struct fsi_master *master = fsi_get_master(fsi);
524 unsigned long flags;
525
526 spin_lock_irqsave(&master->lock, flags);
527 io->substream = substream;
528 io->buff_sample_capa = fsi_frame2sample(fsi, runtime->buffer_size);
529 io->buff_sample_pos = 0;
530 io->period_samples = fsi_frame2sample(fsi, runtime->period_size);
531 io->period_pos = 0;
532 io->sample_width = samples_to_bytes(runtime, 1);
533 io->bus_option = 0;
534 io->oerr_num = -1;
535 io->uerr_num = -1;
536 fsi_stream_handler_call(io, init, fsi, io);
537 spin_unlock_irqrestore(&master->lock, flags);
538}
539
540static void fsi_stream_quit(struct fsi_priv *fsi, struct fsi_stream *io)
541{
542 struct snd_soc_dai *dai = fsi_get_dai(io->substream);
543 struct fsi_master *master = fsi_get_master(fsi);
544 unsigned long flags;
545
546 spin_lock_irqsave(&master->lock, flags);
547
548 if (io->oerr_num > 0)
549 dev_err(dai->dev, "over_run = %d\n", io->oerr_num);
550
551 if (io->uerr_num > 0)
552 dev_err(dai->dev, "under_run = %d\n", io->uerr_num);
553
554 fsi_stream_handler_call(io, quit, fsi, io);
555 io->substream = NULL;
556 io->buff_sample_capa = 0;
557 io->buff_sample_pos = 0;
558 io->period_samples = 0;
559 io->period_pos = 0;
560 io->sample_width = 0;
561 io->bus_option = 0;
562 io->oerr_num = 0;
563 io->uerr_num = 0;
564 spin_unlock_irqrestore(&master->lock, flags);
565}
566
567static int fsi_stream_transfer(struct fsi_stream *io)
568{
569 struct fsi_priv *fsi = fsi_stream_to_priv(io);
570 if (!fsi)
571 return -EIO;
572
573 return fsi_stream_handler_call(io, transfer, fsi, io);
574}
575
576#define fsi_stream_start(fsi, io)\
577 fsi_stream_handler_call(io, start_stop, fsi, io, 1)
578
579#define fsi_stream_stop(fsi, io)\
580 fsi_stream_handler_call(io, start_stop, fsi, io, 0)
581
582static int fsi_stream_probe(struct fsi_priv *fsi, struct device *dev)
583{
584 struct fsi_stream *io;
585 int ret1, ret2;
586
587 io = &fsi->playback;
588 ret1 = fsi_stream_handler_call(io, probe, fsi, io, dev);
589
590 io = &fsi->capture;
591 ret2 = fsi_stream_handler_call(io, probe, fsi, io, dev);
592
593 if (ret1 < 0)
594 return ret1;
595 if (ret2 < 0)
596 return ret2;
597
598 return 0;
599}
600
601static int fsi_stream_remove(struct fsi_priv *fsi)
602{
603 struct fsi_stream *io;
604 int ret1, ret2;
605
606 io = &fsi->playback;
607 ret1 = fsi_stream_handler_call(io, remove, fsi, io);
608
609 io = &fsi->capture;
610 ret2 = fsi_stream_handler_call(io, remove, fsi, io);
611
612 if (ret1 < 0)
613 return ret1;
614 if (ret2 < 0)
615 return ret2;
616
617 return 0;
618}
619
620
621
622
623static void fsi_format_bus_setup(struct fsi_priv *fsi, struct fsi_stream *io,
624 u32 bus, struct device *dev)
625{
626 struct fsi_master *master = fsi_get_master(fsi);
627 int is_play = fsi_stream_is_play(fsi, io);
628 u32 fmt = fsi->fmt;
629
630 if (fsi_version(master) >= 2) {
631 u32 dma = 0;
632
633
634
635
636 switch (bus) {
637 case PACKAGE_24BITBUS_FRONT:
638 fmt |= CR_BWS_24;
639 dma |= VDMD_FRONT;
640 dev_dbg(dev, "24bit bus / package in front\n");
641 break;
642 case PACKAGE_16BITBUS_STREAM:
643 fmt |= CR_BWS_16;
644 dma |= VDMD_STREAM;
645 dev_dbg(dev, "16bit bus / stream mode\n");
646 break;
647 case PACKAGE_24BITBUS_BACK:
648 default:
649 fmt |= CR_BWS_24;
650 dma |= VDMD_BACK;
651 dev_dbg(dev, "24bit bus / package in back\n");
652 break;
653 }
654
655 if (is_play)
656 fsi_reg_write(fsi, OUT_DMAC, dma);
657 else
658 fsi_reg_write(fsi, IN_DMAC, dma);
659 }
660
661 if (is_play)
662 fsi_reg_write(fsi, DO_FMT, fmt);
663 else
664 fsi_reg_write(fsi, DI_FMT, fmt);
665}
666
667
668
669
670
671static void fsi_irq_enable(struct fsi_priv *fsi, struct fsi_stream *io)
672{
673 u32 data = AB_IO(1, fsi_get_port_shift(fsi, io));
674 struct fsi_master *master = fsi_get_master(fsi);
675
676 fsi_core_mask_set(master, imsk, data, data);
677 fsi_core_mask_set(master, iemsk, data, data);
678}
679
680static void fsi_irq_disable(struct fsi_priv *fsi, struct fsi_stream *io)
681{
682 u32 data = AB_IO(1, fsi_get_port_shift(fsi, io));
683 struct fsi_master *master = fsi_get_master(fsi);
684
685 fsi_core_mask_set(master, imsk, data, 0);
686 fsi_core_mask_set(master, iemsk, data, 0);
687}
688
689static u32 fsi_irq_get_status(struct fsi_master *master)
690{
691 return fsi_core_read(master, int_st);
692}
693
694static void fsi_irq_clear_status(struct fsi_priv *fsi)
695{
696 u32 data = 0;
697 struct fsi_master *master = fsi_get_master(fsi);
698
699 data |= AB_IO(1, fsi_get_port_shift(fsi, &fsi->playback));
700 data |= AB_IO(1, fsi_get_port_shift(fsi, &fsi->capture));
701
702
703 fsi_core_mask_set(master, int_st, data, 0);
704}
705
706
707
708
709
710
711static void fsi_spdif_clk_ctrl(struct fsi_priv *fsi, int enable)
712{
713 struct fsi_master *master = fsi_get_master(fsi);
714 u32 mask, val;
715
716 mask = BP | SE;
717 val = enable ? mask : 0;
718
719 fsi_is_port_a(fsi) ?
720 fsi_core_mask_set(master, a_mclk, mask, val) :
721 fsi_core_mask_set(master, b_mclk, mask, val);
722}
723
724
725
726
727static int fsi_clk_init(struct device *dev,
728 struct fsi_priv *fsi,
729 int xck,
730 int ick,
731 int div,
732 int (*set_rate)(struct device *dev,
733 struct fsi_priv *fsi))
734{
735 struct fsi_clk *clock = &fsi->clock;
736 int is_porta = fsi_is_port_a(fsi);
737
738 clock->xck = NULL;
739 clock->ick = NULL;
740 clock->div = NULL;
741 clock->rate = 0;
742 clock->count = 0;
743 clock->set_rate = set_rate;
744
745 clock->own = devm_clk_get(dev, NULL);
746 if (IS_ERR(clock->own))
747 return -EINVAL;
748
749
750 if (xck) {
751 clock->xck = devm_clk_get(dev, is_porta ? "xcka" : "xckb");
752 if (IS_ERR(clock->xck)) {
753 dev_err(dev, "can't get xck clock\n");
754 return -EINVAL;
755 }
756 if (clock->xck == clock->own) {
757 dev_err(dev, "cpu doesn't support xck clock\n");
758 return -EINVAL;
759 }
760 }
761
762
763 if (ick) {
764 clock->ick = devm_clk_get(dev, is_porta ? "icka" : "ickb");
765 if (IS_ERR(clock->ick)) {
766 dev_err(dev, "can't get ick clock\n");
767 return -EINVAL;
768 }
769 if (clock->ick == clock->own) {
770 dev_err(dev, "cpu doesn't support ick clock\n");
771 return -EINVAL;
772 }
773 }
774
775
776 if (div) {
777 clock->div = devm_clk_get(dev, is_porta ? "diva" : "divb");
778 if (IS_ERR(clock->div)) {
779 dev_err(dev, "can't get div clock\n");
780 return -EINVAL;
781 }
782 if (clock->div == clock->own) {
783 dev_err(dev, "cpu doesn't support div clock\n");
784 return -EINVAL;
785 }
786 }
787
788 return 0;
789}
790
791#define fsi_clk_invalid(fsi) fsi_clk_valid(fsi, 0)
792static void fsi_clk_valid(struct fsi_priv *fsi, unsigned long rate)
793{
794 fsi->clock.rate = rate;
795}
796
797static int fsi_clk_is_valid(struct fsi_priv *fsi)
798{
799 return fsi->clock.set_rate &&
800 fsi->clock.rate;
801}
802
803static int fsi_clk_enable(struct device *dev,
804 struct fsi_priv *fsi)
805{
806 struct fsi_clk *clock = &fsi->clock;
807 int ret = -EINVAL;
808
809 if (!fsi_clk_is_valid(fsi))
810 return ret;
811
812 if (0 == clock->count) {
813 ret = clock->set_rate(dev, fsi);
814 if (ret < 0) {
815 fsi_clk_invalid(fsi);
816 return ret;
817 }
818
819 clk_enable(clock->xck);
820 clk_enable(clock->ick);
821 clk_enable(clock->div);
822
823 clock->count++;
824 }
825
826 return ret;
827}
828
829static int fsi_clk_disable(struct device *dev,
830 struct fsi_priv *fsi)
831{
832 struct fsi_clk *clock = &fsi->clock;
833
834 if (!fsi_clk_is_valid(fsi))
835 return -EINVAL;
836
837 if (1 == clock->count--) {
838 clk_disable(clock->xck);
839 clk_disable(clock->ick);
840 clk_disable(clock->div);
841 }
842
843 return 0;
844}
845
846static int fsi_clk_set_ackbpf(struct device *dev,
847 struct fsi_priv *fsi,
848 int ackmd, int bpfmd)
849{
850 u32 data = 0;
851
852
853 if (bpfmd > ackmd) {
854 dev_err(dev, "unsupported rate (%d/%d)\n", ackmd, bpfmd);
855 return -EINVAL;
856 }
857
858
859 switch (ackmd) {
860 case 512:
861 data |= (0x0 << 12);
862 break;
863 case 256:
864 data |= (0x1 << 12);
865 break;
866 case 128:
867 data |= (0x2 << 12);
868 break;
869 case 64:
870 data |= (0x3 << 12);
871 break;
872 case 32:
873 data |= (0x4 << 12);
874 break;
875 default:
876 dev_err(dev, "unsupported ackmd (%d)\n", ackmd);
877 return -EINVAL;
878 }
879
880
881 switch (bpfmd) {
882 case 32:
883 data |= (0x0 << 8);
884 break;
885 case 64:
886 data |= (0x1 << 8);
887 break;
888 case 128:
889 data |= (0x2 << 8);
890 break;
891 case 256:
892 data |= (0x3 << 8);
893 break;
894 case 512:
895 data |= (0x4 << 8);
896 break;
897 case 16:
898 data |= (0x7 << 8);
899 break;
900 default:
901 dev_err(dev, "unsupported bpfmd (%d)\n", bpfmd);
902 return -EINVAL;
903 }
904
905 dev_dbg(dev, "ACKMD/BPFMD = %d/%d\n", ackmd, bpfmd);
906
907 fsi_reg_mask_set(fsi, CKG1, (ACKMD_MASK | BPFMD_MASK) , data);
908 udelay(10);
909
910 return 0;
911}
912
913static int fsi_clk_set_rate_external(struct device *dev,
914 struct fsi_priv *fsi)
915{
916 struct clk *xck = fsi->clock.xck;
917 struct clk *ick = fsi->clock.ick;
918 unsigned long rate = fsi->clock.rate;
919 unsigned long xrate;
920 int ackmd, bpfmd;
921 int ret = 0;
922
923
924 xrate = clk_get_rate(xck);
925 if (xrate % rate) {
926 dev_err(dev, "unsupported clock rate\n");
927 return -EINVAL;
928 }
929
930 clk_set_parent(ick, xck);
931 clk_set_rate(ick, xrate);
932
933 bpfmd = fsi->chan_num * 32;
934 ackmd = xrate / rate;
935
936 dev_dbg(dev, "external/rate = %ld/%ld\n", xrate, rate);
937
938 ret = fsi_clk_set_ackbpf(dev, fsi, ackmd, bpfmd);
939 if (ret < 0)
940 dev_err(dev, "%s failed", __func__);
941
942 return ret;
943}
944
945static int fsi_clk_set_rate_cpg(struct device *dev,
946 struct fsi_priv *fsi)
947{
948 struct clk *ick = fsi->clock.ick;
949 struct clk *div = fsi->clock.div;
950 unsigned long rate = fsi->clock.rate;
951 unsigned long target = 0;
952 unsigned long actual, cout;
953 unsigned long diff, min;
954 unsigned long best_cout, best_act;
955 int adj;
956 int ackmd, bpfmd;
957 int ret = -EINVAL;
958
959 if (!(12288000 % rate))
960 target = 12288000;
961 if (!(11289600 % rate))
962 target = 11289600;
963 if (!target) {
964 dev_err(dev, "unsupported rate\n");
965 return ret;
966 }
967
968 bpfmd = fsi->chan_num * 32;
969 ackmd = target / rate;
970 ret = fsi_clk_set_ackbpf(dev, fsi, ackmd, bpfmd);
971 if (ret < 0) {
972 dev_err(dev, "%s failed", __func__);
973 return ret;
974 }
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991 min = ~0;
992 best_cout = 0;
993 best_act = 0;
994 for (adj = 1; adj < 0xffff; adj++) {
995
996 cout = target * adj;
997 if (cout > 100000000)
998 break;
999
1000
1001 cout = clk_round_rate(ick, cout);
1002 actual = cout / adj;
1003
1004
1005 diff = abs(actual - target);
1006 if (diff < min) {
1007 min = diff;
1008 best_cout = cout;
1009 best_act = actual;
1010 }
1011 }
1012
1013 ret = clk_set_rate(ick, best_cout);
1014 if (ret < 0) {
1015 dev_err(dev, "ick clock failed\n");
1016 return -EIO;
1017 }
1018
1019 ret = clk_set_rate(div, clk_round_rate(div, best_act));
1020 if (ret < 0) {
1021 dev_err(dev, "div clock failed\n");
1022 return -EIO;
1023 }
1024
1025 dev_dbg(dev, "ick/div = %ld/%ld\n",
1026 clk_get_rate(ick), clk_get_rate(div));
1027
1028 return ret;
1029}
1030
1031static void fsi_pointer_update(struct fsi_stream *io, int size)
1032{
1033 io->buff_sample_pos += size;
1034
1035 if (io->buff_sample_pos >=
1036 io->period_samples * (io->period_pos + 1)) {
1037 struct snd_pcm_substream *substream = io->substream;
1038 struct snd_pcm_runtime *runtime = substream->runtime;
1039
1040 io->period_pos++;
1041
1042 if (io->period_pos >= runtime->periods) {
1043 io->buff_sample_pos = 0;
1044 io->period_pos = 0;
1045 }
1046
1047 snd_pcm_period_elapsed(substream);
1048 }
1049}
1050
1051
1052
1053
1054static void fsi_pio_push16(struct fsi_priv *fsi, u8 *_buf, int samples)
1055{
1056 int i;
1057
1058 if (fsi_is_enable_stream(fsi)) {
1059
1060
1061
1062
1063
1064 u32 *buf = (u32 *)_buf;
1065
1066 for (i = 0; i < samples / 2; i++)
1067 fsi_reg_write(fsi, DODT, buf[i]);
1068 } else {
1069
1070 u16 *buf = (u16 *)_buf;
1071
1072 for (i = 0; i < samples; i++)
1073 fsi_reg_write(fsi, DODT, ((u32)*(buf + i) << 8));
1074 }
1075}
1076
1077static void fsi_pio_pop16(struct fsi_priv *fsi, u8 *_buf, int samples)
1078{
1079 u16 *buf = (u16 *)_buf;
1080 int i;
1081
1082 for (i = 0; i < samples; i++)
1083 *(buf + i) = (u16)(fsi_reg_read(fsi, DIDT) >> 8);
1084}
1085
1086static void fsi_pio_push32(struct fsi_priv *fsi, u8 *_buf, int samples)
1087{
1088 u32 *buf = (u32 *)_buf;
1089 int i;
1090
1091 for (i = 0; i < samples; i++)
1092 fsi_reg_write(fsi, DODT, *(buf + i));
1093}
1094
1095static void fsi_pio_pop32(struct fsi_priv *fsi, u8 *_buf, int samples)
1096{
1097 u32 *buf = (u32 *)_buf;
1098 int i;
1099
1100 for (i = 0; i < samples; i++)
1101 *(buf + i) = fsi_reg_read(fsi, DIDT);
1102}
1103
1104static u8 *fsi_pio_get_area(struct fsi_priv *fsi, struct fsi_stream *io)
1105{
1106 struct snd_pcm_runtime *runtime = io->substream->runtime;
1107
1108 return runtime->dma_area +
1109 samples_to_bytes(runtime, io->buff_sample_pos);
1110}
1111
1112static int fsi_pio_transfer(struct fsi_priv *fsi, struct fsi_stream *io,
1113 void (*run16)(struct fsi_priv *fsi, u8 *buf, int samples),
1114 void (*run32)(struct fsi_priv *fsi, u8 *buf, int samples),
1115 int samples)
1116{
1117 u8 *buf;
1118
1119 if (!fsi_stream_is_working(fsi, io))
1120 return -EINVAL;
1121
1122 buf = fsi_pio_get_area(fsi, io);
1123
1124 switch (io->sample_width) {
1125 case 2:
1126 run16(fsi, buf, samples);
1127 break;
1128 case 4:
1129 run32(fsi, buf, samples);
1130 break;
1131 default:
1132 return -EINVAL;
1133 }
1134
1135 fsi_pointer_update(io, samples);
1136
1137 return 0;
1138}
1139
1140static int fsi_pio_pop(struct fsi_priv *fsi, struct fsi_stream *io)
1141{
1142 int sample_residues;
1143 int sample_space;
1144 int samples;
1145
1146 sample_residues = fsi_get_current_fifo_samples(fsi, io);
1147 sample_space = io->buff_sample_capa - io->buff_sample_pos;
1148
1149 samples = min(sample_residues, sample_space);
1150
1151 return fsi_pio_transfer(fsi, io,
1152 fsi_pio_pop16,
1153 fsi_pio_pop32,
1154 samples);
1155}
1156
1157static int fsi_pio_push(struct fsi_priv *fsi, struct fsi_stream *io)
1158{
1159 int sample_residues;
1160 int sample_space;
1161 int samples;
1162
1163 sample_residues = io->buff_sample_capa - io->buff_sample_pos;
1164 sample_space = io->fifo_sample_capa -
1165 fsi_get_current_fifo_samples(fsi, io);
1166
1167 samples = min(sample_residues, sample_space);
1168
1169 return fsi_pio_transfer(fsi, io,
1170 fsi_pio_push16,
1171 fsi_pio_push32,
1172 samples);
1173}
1174
1175static int fsi_pio_start_stop(struct fsi_priv *fsi, struct fsi_stream *io,
1176 int enable)
1177{
1178 struct fsi_master *master = fsi_get_master(fsi);
1179 u32 clk = fsi_is_port_a(fsi) ? CRA : CRB;
1180
1181 if (enable)
1182 fsi_irq_enable(fsi, io);
1183 else
1184 fsi_irq_disable(fsi, io);
1185
1186 if (fsi_is_clk_master(fsi))
1187 fsi_master_mask_set(master, CLK_RST, clk, (enable) ? clk : 0);
1188
1189 return 0;
1190}
1191
1192static int fsi_pio_push_init(struct fsi_priv *fsi, struct fsi_stream *io)
1193{
1194
1195
1196
1197
1198
1199
1200
1201 if (fsi_is_enable_stream(fsi))
1202 io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
1203 BUSOP_SET(16, PACKAGE_16BITBUS_STREAM);
1204 else
1205 io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
1206 BUSOP_SET(16, PACKAGE_24BITBUS_BACK);
1207 return 0;
1208}
1209
1210static int fsi_pio_pop_init(struct fsi_priv *fsi, struct fsi_stream *io)
1211{
1212
1213
1214
1215 io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
1216 BUSOP_SET(16, PACKAGE_24BITBUS_BACK);
1217 return 0;
1218}
1219
1220static struct fsi_stream_handler fsi_pio_push_handler = {
1221 .init = fsi_pio_push_init,
1222 .transfer = fsi_pio_push,
1223 .start_stop = fsi_pio_start_stop,
1224};
1225
1226static struct fsi_stream_handler fsi_pio_pop_handler = {
1227 .init = fsi_pio_pop_init,
1228 .transfer = fsi_pio_pop,
1229 .start_stop = fsi_pio_start_stop,
1230};
1231
1232static irqreturn_t fsi_interrupt(int irq, void *data)
1233{
1234 struct fsi_master *master = data;
1235 u32 int_st = fsi_irq_get_status(master);
1236
1237
1238 fsi_master_mask_set(master, SOFT_RST, IR, 0);
1239 fsi_master_mask_set(master, SOFT_RST, IR, IR);
1240
1241 if (int_st & AB_IO(1, AO_SHIFT))
1242 fsi_stream_transfer(&master->fsia.playback);
1243 if (int_st & AB_IO(1, BO_SHIFT))
1244 fsi_stream_transfer(&master->fsib.playback);
1245 if (int_st & AB_IO(1, AI_SHIFT))
1246 fsi_stream_transfer(&master->fsia.capture);
1247 if (int_st & AB_IO(1, BI_SHIFT))
1248 fsi_stream_transfer(&master->fsib.capture);
1249
1250 fsi_count_fifo_err(&master->fsia);
1251 fsi_count_fifo_err(&master->fsib);
1252
1253 fsi_irq_clear_status(&master->fsia);
1254 fsi_irq_clear_status(&master->fsib);
1255
1256 return IRQ_HANDLED;
1257}
1258
1259
1260
1261
1262static int fsi_dma_init(struct fsi_priv *fsi, struct fsi_stream *io)
1263{
1264
1265
1266
1267
1268 io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
1269 BUSOP_SET(16, PACKAGE_16BITBUS_STREAM);
1270
1271 return 0;
1272}
1273
1274static void fsi_dma_complete(void *data)
1275{
1276 struct fsi_stream *io = (struct fsi_stream *)data;
1277 struct fsi_priv *fsi = fsi_stream_to_priv(io);
1278
1279 fsi_pointer_update(io, io->period_samples);
1280
1281 fsi_count_fifo_err(fsi);
1282}
1283
1284static int fsi_dma_transfer(struct fsi_priv *fsi, struct fsi_stream *io)
1285{
1286 struct snd_soc_dai *dai = fsi_get_dai(io->substream);
1287 struct snd_pcm_substream *substream = io->substream;
1288 struct dma_async_tx_descriptor *desc;
1289 int is_play = fsi_stream_is_play(fsi, io);
1290 enum dma_transfer_direction dir;
1291 int ret = -EIO;
1292
1293 if (is_play)
1294 dir = DMA_MEM_TO_DEV;
1295 else
1296 dir = DMA_DEV_TO_MEM;
1297
1298 desc = dmaengine_prep_dma_cyclic(io->chan,
1299 substream->runtime->dma_addr,
1300 snd_pcm_lib_buffer_bytes(substream),
1301 snd_pcm_lib_period_bytes(substream),
1302 dir,
1303 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
1304 if (!desc) {
1305 dev_err(dai->dev, "dmaengine_prep_dma_cyclic() fail\n");
1306 goto fsi_dma_transfer_err;
1307 }
1308
1309 desc->callback = fsi_dma_complete;
1310 desc->callback_param = io;
1311
1312 if (dmaengine_submit(desc) < 0) {
1313 dev_err(dai->dev, "tx_submit() fail\n");
1314 goto fsi_dma_transfer_err;
1315 }
1316
1317 dma_async_issue_pending(io->chan);
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328 if (!is_play) {
1329 if (ERR_OVER & fsi_reg_read(fsi, DIFF_ST)) {
1330 fsi_reg_mask_set(fsi, DIFF_CTL, FIFO_CLR, FIFO_CLR);
1331 fsi_reg_write(fsi, DIFF_ST, 0);
1332 }
1333 }
1334
1335 ret = 0;
1336
1337fsi_dma_transfer_err:
1338 return ret;
1339}
1340
1341static int fsi_dma_push_start_stop(struct fsi_priv *fsi, struct fsi_stream *io,
1342 int start)
1343{
1344 struct fsi_master *master = fsi_get_master(fsi);
1345 u32 clk = fsi_is_port_a(fsi) ? CRA : CRB;
1346 u32 enable = start ? DMA_ON : 0;
1347
1348 fsi_reg_mask_set(fsi, OUT_DMAC, DMA_ON, enable);
1349
1350 dmaengine_terminate_all(io->chan);
1351
1352 if (fsi_is_clk_master(fsi))
1353 fsi_master_mask_set(master, CLK_RST, clk, (enable) ? clk : 0);
1354
1355 return 0;
1356}
1357
1358static int fsi_dma_probe(struct fsi_priv *fsi, struct fsi_stream *io, struct device *dev)
1359{
1360 int is_play = fsi_stream_is_play(fsi, io);
1361
1362#ifdef CONFIG_SUPERH
1363 dma_cap_mask_t mask;
1364 dma_cap_zero(mask);
1365 dma_cap_set(DMA_SLAVE, mask);
1366
1367 io->chan = dma_request_channel(mask, shdma_chan_filter,
1368 (void *)io->dma_id);
1369#else
1370 io->chan = dma_request_slave_channel(dev, is_play ? "tx" : "rx");
1371#endif
1372 if (io->chan) {
1373 struct dma_slave_config cfg = {};
1374 int ret;
1375
1376 if (is_play) {
1377 cfg.dst_addr = fsi->phys + REG_DODT;
1378 cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
1379 cfg.direction = DMA_MEM_TO_DEV;
1380 } else {
1381 cfg.src_addr = fsi->phys + REG_DIDT;
1382 cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
1383 cfg.direction = DMA_DEV_TO_MEM;
1384 }
1385
1386 ret = dmaengine_slave_config(io->chan, &cfg);
1387 if (ret < 0) {
1388 dma_release_channel(io->chan);
1389 io->chan = NULL;
1390 }
1391 }
1392
1393 if (!io->chan) {
1394
1395
1396 if (is_play)
1397 fsi->playback.handler = &fsi_pio_push_handler;
1398 else
1399 fsi->capture.handler = &fsi_pio_pop_handler;
1400
1401 dev_info(dev, "switch handler (dma => pio)\n");
1402
1403
1404 return fsi_stream_probe(fsi, dev);
1405 }
1406
1407 return 0;
1408}
1409
1410static int fsi_dma_remove(struct fsi_priv *fsi, struct fsi_stream *io)
1411{
1412 fsi_stream_stop(fsi, io);
1413
1414 if (io->chan)
1415 dma_release_channel(io->chan);
1416
1417 io->chan = NULL;
1418 return 0;
1419}
1420
1421static struct fsi_stream_handler fsi_dma_push_handler = {
1422 .init = fsi_dma_init,
1423 .probe = fsi_dma_probe,
1424 .transfer = fsi_dma_transfer,
1425 .remove = fsi_dma_remove,
1426 .start_stop = fsi_dma_push_start_stop,
1427};
1428
1429
1430
1431
1432static void fsi_fifo_init(struct fsi_priv *fsi,
1433 struct fsi_stream *io,
1434 struct device *dev)
1435{
1436 struct fsi_master *master = fsi_get_master(fsi);
1437 int is_play = fsi_stream_is_play(fsi, io);
1438 u32 shift, i;
1439 int frame_capa;
1440
1441
1442 shift = fsi_master_read(master, FIFO_SZ);
1443 shift >>= fsi_get_port_shift(fsi, io);
1444 shift &= FIFO_SZ_MASK;
1445 frame_capa = 256 << shift;
1446 dev_dbg(dev, "fifo = %d words\n", frame_capa);
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467 for (i = 1; i < fsi->chan_num; i <<= 1)
1468 frame_capa >>= 1;
1469 dev_dbg(dev, "%d channel %d store\n",
1470 fsi->chan_num, frame_capa);
1471
1472 io->fifo_sample_capa = fsi_frame2sample(fsi, frame_capa);
1473
1474
1475
1476
1477
1478 if (is_play) {
1479 fsi_reg_write(fsi, DOFF_CTL, IRQ_HALF);
1480 fsi_reg_mask_set(fsi, DOFF_CTL, FIFO_CLR, FIFO_CLR);
1481 } else {
1482 fsi_reg_write(fsi, DIFF_CTL, IRQ_HALF);
1483 fsi_reg_mask_set(fsi, DIFF_CTL, FIFO_CLR, FIFO_CLR);
1484 }
1485}
1486
1487static int fsi_hw_startup(struct fsi_priv *fsi,
1488 struct fsi_stream *io,
1489 struct device *dev)
1490{
1491 u32 data = 0;
1492
1493
1494 if (fsi_is_clk_master(fsi))
1495 data = DIMD | DOMD;
1496
1497 fsi_reg_mask_set(fsi, CKG1, (DIMD | DOMD), data);
1498
1499
1500 data = 0;
1501 if (fsi->bit_clk_inv)
1502 data |= (1 << 0);
1503 if (fsi->lr_clk_inv)
1504 data |= (1 << 4);
1505 if (fsi_is_clk_master(fsi))
1506 data <<= 8;
1507 fsi_reg_write(fsi, CKG2, data);
1508
1509
1510 if (fsi_is_spdif(fsi)) {
1511 fsi_spdif_clk_ctrl(fsi, 1);
1512 fsi_reg_mask_set(fsi, OUT_SEL, DMMD, DMMD);
1513 }
1514
1515
1516
1517
1518 data = 0;
1519 switch (io->sample_width) {
1520 case 2:
1521 data = BUSOP_GET(16, io->bus_option);
1522 break;
1523 case 4:
1524 data = BUSOP_GET(24, io->bus_option);
1525 break;
1526 }
1527 fsi_format_bus_setup(fsi, io, data, dev);
1528
1529
1530 fsi_irq_disable(fsi, io);
1531 fsi_irq_clear_status(fsi);
1532
1533
1534 fsi_fifo_init(fsi, io, dev);
1535
1536
1537 if (fsi_is_clk_master(fsi))
1538 return fsi_clk_enable(dev, fsi);
1539
1540 return 0;
1541}
1542
1543static int fsi_hw_shutdown(struct fsi_priv *fsi,
1544 struct device *dev)
1545{
1546
1547 if (fsi_is_clk_master(fsi))
1548 return fsi_clk_disable(dev, fsi);
1549
1550 return 0;
1551}
1552
1553static int fsi_dai_startup(struct snd_pcm_substream *substream,
1554 struct snd_soc_dai *dai)
1555{
1556 struct fsi_priv *fsi = fsi_get_priv(substream);
1557
1558 fsi_clk_invalid(fsi);
1559
1560 return 0;
1561}
1562
1563static void fsi_dai_shutdown(struct snd_pcm_substream *substream,
1564 struct snd_soc_dai *dai)
1565{
1566 struct fsi_priv *fsi = fsi_get_priv(substream);
1567
1568 fsi_clk_invalid(fsi);
1569}
1570
1571static int fsi_dai_trigger(struct snd_pcm_substream *substream, int cmd,
1572 struct snd_soc_dai *dai)
1573{
1574 struct fsi_priv *fsi = fsi_get_priv(substream);
1575 struct fsi_stream *io = fsi_stream_get(fsi, substream);
1576 int ret = 0;
1577
1578 switch (cmd) {
1579 case SNDRV_PCM_TRIGGER_START:
1580 fsi_stream_init(fsi, io, substream);
1581 if (!ret)
1582 ret = fsi_hw_startup(fsi, io, dai->dev);
1583 if (!ret)
1584 ret = fsi_stream_start(fsi, io);
1585 if (!ret)
1586 ret = fsi_stream_transfer(io);
1587 break;
1588 case SNDRV_PCM_TRIGGER_STOP:
1589 if (!ret)
1590 ret = fsi_hw_shutdown(fsi, dai->dev);
1591 fsi_stream_stop(fsi, io);
1592 fsi_stream_quit(fsi, io);
1593 break;
1594 }
1595
1596 return ret;
1597}
1598
1599static int fsi_set_fmt_dai(struct fsi_priv *fsi, unsigned int fmt)
1600{
1601 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1602 case SND_SOC_DAIFMT_I2S:
1603 fsi->fmt = CR_I2S;
1604 fsi->chan_num = 2;
1605 break;
1606 case SND_SOC_DAIFMT_LEFT_J:
1607 fsi->fmt = CR_PCM;
1608 fsi->chan_num = 2;
1609 break;
1610 default:
1611 return -EINVAL;
1612 }
1613
1614 return 0;
1615}
1616
1617static int fsi_set_fmt_spdif(struct fsi_priv *fsi)
1618{
1619 struct fsi_master *master = fsi_get_master(fsi);
1620
1621 if (fsi_version(master) < 2)
1622 return -EINVAL;
1623
1624 fsi->fmt = CR_DTMD_SPDIF_PCM | CR_PCM;
1625 fsi->chan_num = 2;
1626
1627 return 0;
1628}
1629
1630static int fsi_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1631{
1632 struct fsi_priv *fsi = fsi_get_priv_frm_dai(dai);
1633 int ret;
1634
1635
1636 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1637 case SND_SOC_DAIFMT_CBM_CFM:
1638 break;
1639 case SND_SOC_DAIFMT_CBS_CFS:
1640 fsi->clk_master = 1;
1641 break;
1642 default:
1643 return -EINVAL;
1644 }
1645
1646
1647 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1648 case SND_SOC_DAIFMT_NB_IF:
1649 fsi->bit_clk_inv = 0;
1650 fsi->lr_clk_inv = 1;
1651 break;
1652 case SND_SOC_DAIFMT_IB_NF:
1653 fsi->bit_clk_inv = 1;
1654 fsi->lr_clk_inv = 0;
1655 break;
1656 case SND_SOC_DAIFMT_IB_IF:
1657 fsi->bit_clk_inv = 1;
1658 fsi->lr_clk_inv = 1;
1659 break;
1660 case SND_SOC_DAIFMT_NB_NF:
1661 default:
1662 fsi->bit_clk_inv = 0;
1663 fsi->lr_clk_inv = 0;
1664 break;
1665 }
1666
1667 if (fsi_is_clk_master(fsi)) {
1668 if (fsi->clk_cpg)
1669 fsi_clk_init(dai->dev, fsi, 0, 1, 1,
1670 fsi_clk_set_rate_cpg);
1671 else
1672 fsi_clk_init(dai->dev, fsi, 1, 1, 0,
1673 fsi_clk_set_rate_external);
1674 }
1675
1676
1677 if (fsi_is_spdif(fsi))
1678 ret = fsi_set_fmt_spdif(fsi);
1679 else
1680 ret = fsi_set_fmt_dai(fsi, fmt & SND_SOC_DAIFMT_FORMAT_MASK);
1681
1682 return ret;
1683}
1684
1685static int fsi_dai_hw_params(struct snd_pcm_substream *substream,
1686 struct snd_pcm_hw_params *params,
1687 struct snd_soc_dai *dai)
1688{
1689 struct fsi_priv *fsi = fsi_get_priv(substream);
1690
1691 if (fsi_is_clk_master(fsi))
1692 fsi_clk_valid(fsi, params_rate(params));
1693
1694 return 0;
1695}
1696
1697
1698
1699
1700
1701
1702static u64 fsi_dai_formats =
1703 SND_SOC_POSSIBLE_DAIFMT_I2S |
1704 SND_SOC_POSSIBLE_DAIFMT_LEFT_J |
1705 SND_SOC_POSSIBLE_DAIFMT_NB_NF |
1706 SND_SOC_POSSIBLE_DAIFMT_NB_IF |
1707 SND_SOC_POSSIBLE_DAIFMT_IB_NF |
1708 SND_SOC_POSSIBLE_DAIFMT_IB_IF;
1709
1710static const struct snd_soc_dai_ops fsi_dai_ops = {
1711 .startup = fsi_dai_startup,
1712 .shutdown = fsi_dai_shutdown,
1713 .trigger = fsi_dai_trigger,
1714 .set_fmt = fsi_dai_set_fmt,
1715 .hw_params = fsi_dai_hw_params,
1716 .auto_selectable_formats = &fsi_dai_formats,
1717 .num_auto_selectable_formats = 1,
1718};
1719
1720
1721
1722
1723
1724static const struct snd_pcm_hardware fsi_pcm_hardware = {
1725 .info = SNDRV_PCM_INFO_INTERLEAVED |
1726 SNDRV_PCM_INFO_MMAP |
1727 SNDRV_PCM_INFO_MMAP_VALID,
1728 .buffer_bytes_max = 64 * 1024,
1729 .period_bytes_min = 32,
1730 .period_bytes_max = 8192,
1731 .periods_min = 1,
1732 .periods_max = 32,
1733 .fifo_size = 256,
1734};
1735
1736static int fsi_pcm_open(struct snd_soc_component *component,
1737 struct snd_pcm_substream *substream)
1738{
1739 struct snd_pcm_runtime *runtime = substream->runtime;
1740 int ret = 0;
1741
1742 snd_soc_set_runtime_hwparams(substream, &fsi_pcm_hardware);
1743
1744 ret = snd_pcm_hw_constraint_integer(runtime,
1745 SNDRV_PCM_HW_PARAM_PERIODS);
1746
1747 return ret;
1748}
1749
1750static snd_pcm_uframes_t fsi_pointer(struct snd_soc_component *component,
1751 struct snd_pcm_substream *substream)
1752{
1753 struct fsi_priv *fsi = fsi_get_priv(substream);
1754 struct fsi_stream *io = fsi_stream_get(fsi, substream);
1755
1756 return fsi_sample2frame(fsi, io->buff_sample_pos);
1757}
1758
1759
1760
1761
1762
1763#define PREALLOC_BUFFER (32 * 1024)
1764#define PREALLOC_BUFFER_MAX (32 * 1024)
1765
1766static int fsi_pcm_new(struct snd_soc_component *component,
1767 struct snd_soc_pcm_runtime *rtd)
1768{
1769 snd_pcm_set_managed_buffer_all(
1770 rtd->pcm,
1771 SNDRV_DMA_TYPE_DEV,
1772 rtd->card->snd_card->dev,
1773 PREALLOC_BUFFER, PREALLOC_BUFFER_MAX);
1774 return 0;
1775}
1776
1777
1778
1779
1780
1781static struct snd_soc_dai_driver fsi_soc_dai[] = {
1782 {
1783 .name = "fsia-dai",
1784 .playback = {
1785 .rates = FSI_RATES,
1786 .formats = FSI_FMTS,
1787 .channels_min = 2,
1788 .channels_max = 2,
1789 },
1790 .capture = {
1791 .rates = FSI_RATES,
1792 .formats = FSI_FMTS,
1793 .channels_min = 2,
1794 .channels_max = 2,
1795 },
1796 .ops = &fsi_dai_ops,
1797 },
1798 {
1799 .name = "fsib-dai",
1800 .playback = {
1801 .rates = FSI_RATES,
1802 .formats = FSI_FMTS,
1803 .channels_min = 2,
1804 .channels_max = 2,
1805 },
1806 .capture = {
1807 .rates = FSI_RATES,
1808 .formats = FSI_FMTS,
1809 .channels_min = 2,
1810 .channels_max = 2,
1811 },
1812 .ops = &fsi_dai_ops,
1813 },
1814};
1815
1816static const struct snd_soc_component_driver fsi_soc_component = {
1817 .name = "fsi",
1818 .open = fsi_pcm_open,
1819 .pointer = fsi_pointer,
1820 .pcm_construct = fsi_pcm_new,
1821};
1822
1823
1824
1825
1826static void fsi_of_parse(char *name,
1827 struct device_node *np,
1828 struct sh_fsi_port_info *info,
1829 struct device *dev)
1830{
1831 int i;
1832 char prop[128];
1833 unsigned long flags = 0;
1834 struct {
1835 char *name;
1836 unsigned int val;
1837 } of_parse_property[] = {
1838 { "spdif-connection", SH_FSI_FMT_SPDIF },
1839 { "stream-mode-support", SH_FSI_ENABLE_STREAM_MODE },
1840 { "use-internal-clock", SH_FSI_CLK_CPG },
1841 };
1842
1843 for (i = 0; i < ARRAY_SIZE(of_parse_property); i++) {
1844 sprintf(prop, "%s,%s", name, of_parse_property[i].name);
1845 if (of_get_property(np, prop, NULL))
1846 flags |= of_parse_property[i].val;
1847 }
1848 info->flags = flags;
1849
1850 dev_dbg(dev, "%s flags : %lx\n", name, info->flags);
1851}
1852
1853static void fsi_port_info_init(struct fsi_priv *fsi,
1854 struct sh_fsi_port_info *info)
1855{
1856 if (info->flags & SH_FSI_FMT_SPDIF)
1857 fsi->spdif = 1;
1858
1859 if (info->flags & SH_FSI_CLK_CPG)
1860 fsi->clk_cpg = 1;
1861
1862 if (info->flags & SH_FSI_ENABLE_STREAM_MODE)
1863 fsi->enable_stream = 1;
1864}
1865
1866static void fsi_handler_init(struct fsi_priv *fsi,
1867 struct sh_fsi_port_info *info)
1868{
1869 fsi->playback.handler = &fsi_pio_push_handler;
1870 fsi->playback.priv = fsi;
1871 fsi->capture.handler = &fsi_pio_pop_handler;
1872 fsi->capture.priv = fsi;
1873
1874 if (info->tx_id) {
1875 fsi->playback.dma_id = info->tx_id;
1876 fsi->playback.handler = &fsi_dma_push_handler;
1877 }
1878}
1879
1880static const struct fsi_core fsi1_core = {
1881 .ver = 1,
1882
1883
1884 .int_st = INT_ST,
1885 .iemsk = IEMSK,
1886 .imsk = IMSK,
1887};
1888
1889static const struct fsi_core fsi2_core = {
1890 .ver = 2,
1891
1892
1893 .int_st = CPU_INT_ST,
1894 .iemsk = CPU_IEMSK,
1895 .imsk = CPU_IMSK,
1896 .a_mclk = A_MST_CTLR,
1897 .b_mclk = B_MST_CTLR,
1898};
1899
1900static const struct of_device_id fsi_of_match[] = {
1901 { .compatible = "renesas,sh_fsi", .data = &fsi1_core},
1902 { .compatible = "renesas,sh_fsi2", .data = &fsi2_core},
1903 {},
1904};
1905MODULE_DEVICE_TABLE(of, fsi_of_match);
1906
1907static const struct platform_device_id fsi_id_table[] = {
1908 { "sh_fsi", (kernel_ulong_t)&fsi1_core },
1909 {},
1910};
1911MODULE_DEVICE_TABLE(platform, fsi_id_table);
1912
1913static int fsi_probe(struct platform_device *pdev)
1914{
1915 struct fsi_master *master;
1916 struct device_node *np = pdev->dev.of_node;
1917 struct sh_fsi_platform_info info;
1918 const struct fsi_core *core;
1919 struct fsi_priv *fsi;
1920 struct resource *res;
1921 unsigned int irq;
1922 int ret;
1923
1924 memset(&info, 0, sizeof(info));
1925
1926 core = NULL;
1927 if (np) {
1928 core = of_device_get_match_data(&pdev->dev);
1929 fsi_of_parse("fsia", np, &info.port_a, &pdev->dev);
1930 fsi_of_parse("fsib", np, &info.port_b, &pdev->dev);
1931 } else {
1932 const struct platform_device_id *id_entry = pdev->id_entry;
1933 if (id_entry)
1934 core = (struct fsi_core *)id_entry->driver_data;
1935
1936 if (pdev->dev.platform_data)
1937 memcpy(&info, pdev->dev.platform_data, sizeof(info));
1938 }
1939
1940 if (!core) {
1941 dev_err(&pdev->dev, "unknown fsi device\n");
1942 return -ENODEV;
1943 }
1944
1945 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1946 irq = platform_get_irq(pdev, 0);
1947 if (!res || (int)irq <= 0) {
1948 dev_err(&pdev->dev, "Not enough FSI platform resources.\n");
1949 return -ENODEV;
1950 }
1951
1952 master = devm_kzalloc(&pdev->dev, sizeof(*master), GFP_KERNEL);
1953 if (!master)
1954 return -ENOMEM;
1955
1956 master->base = devm_ioremap(&pdev->dev, res->start, resource_size(res));
1957 if (!master->base) {
1958 dev_err(&pdev->dev, "Unable to ioremap FSI registers.\n");
1959 return -ENXIO;
1960 }
1961
1962
1963 master->core = core;
1964 spin_lock_init(&master->lock);
1965
1966
1967 fsi = &master->fsia;
1968 fsi->base = master->base;
1969 fsi->phys = res->start;
1970 fsi->master = master;
1971 fsi_port_info_init(fsi, &info.port_a);
1972 fsi_handler_init(fsi, &info.port_a);
1973 ret = fsi_stream_probe(fsi, &pdev->dev);
1974 if (ret < 0) {
1975 dev_err(&pdev->dev, "FSIA stream probe failed\n");
1976 return ret;
1977 }
1978
1979
1980 fsi = &master->fsib;
1981 fsi->base = master->base + 0x40;
1982 fsi->phys = res->start + 0x40;
1983 fsi->master = master;
1984 fsi_port_info_init(fsi, &info.port_b);
1985 fsi_handler_init(fsi, &info.port_b);
1986 ret = fsi_stream_probe(fsi, &pdev->dev);
1987 if (ret < 0) {
1988 dev_err(&pdev->dev, "FSIB stream probe failed\n");
1989 goto exit_fsia;
1990 }
1991
1992 pm_runtime_enable(&pdev->dev);
1993 dev_set_drvdata(&pdev->dev, master);
1994
1995 ret = devm_request_irq(&pdev->dev, irq, &fsi_interrupt, 0,
1996 dev_name(&pdev->dev), master);
1997 if (ret) {
1998 dev_err(&pdev->dev, "irq request err\n");
1999 goto exit_fsib;
2000 }
2001
2002 ret = devm_snd_soc_register_component(&pdev->dev, &fsi_soc_component,
2003 fsi_soc_dai, ARRAY_SIZE(fsi_soc_dai));
2004 if (ret < 0) {
2005 dev_err(&pdev->dev, "cannot snd component register\n");
2006 goto exit_fsib;
2007 }
2008
2009 return ret;
2010
2011exit_fsib:
2012 pm_runtime_disable(&pdev->dev);
2013 fsi_stream_remove(&master->fsib);
2014exit_fsia:
2015 fsi_stream_remove(&master->fsia);
2016
2017 return ret;
2018}
2019
2020static int fsi_remove(struct platform_device *pdev)
2021{
2022 struct fsi_master *master;
2023
2024 master = dev_get_drvdata(&pdev->dev);
2025
2026 pm_runtime_disable(&pdev->dev);
2027
2028 fsi_stream_remove(&master->fsia);
2029 fsi_stream_remove(&master->fsib);
2030
2031 return 0;
2032}
2033
2034static void __fsi_suspend(struct fsi_priv *fsi,
2035 struct fsi_stream *io,
2036 struct device *dev)
2037{
2038 if (!fsi_stream_is_working(fsi, io))
2039 return;
2040
2041 fsi_stream_stop(fsi, io);
2042 fsi_hw_shutdown(fsi, dev);
2043}
2044
2045static void __fsi_resume(struct fsi_priv *fsi,
2046 struct fsi_stream *io,
2047 struct device *dev)
2048{
2049 if (!fsi_stream_is_working(fsi, io))
2050 return;
2051
2052 fsi_hw_startup(fsi, io, dev);
2053 fsi_stream_start(fsi, io);
2054}
2055
2056static int fsi_suspend(struct device *dev)
2057{
2058 struct fsi_master *master = dev_get_drvdata(dev);
2059 struct fsi_priv *fsia = &master->fsia;
2060 struct fsi_priv *fsib = &master->fsib;
2061
2062 __fsi_suspend(fsia, &fsia->playback, dev);
2063 __fsi_suspend(fsia, &fsia->capture, dev);
2064
2065 __fsi_suspend(fsib, &fsib->playback, dev);
2066 __fsi_suspend(fsib, &fsib->capture, dev);
2067
2068 return 0;
2069}
2070
2071static int fsi_resume(struct device *dev)
2072{
2073 struct fsi_master *master = dev_get_drvdata(dev);
2074 struct fsi_priv *fsia = &master->fsia;
2075 struct fsi_priv *fsib = &master->fsib;
2076
2077 __fsi_resume(fsia, &fsia->playback, dev);
2078 __fsi_resume(fsia, &fsia->capture, dev);
2079
2080 __fsi_resume(fsib, &fsib->playback, dev);
2081 __fsi_resume(fsib, &fsib->capture, dev);
2082
2083 return 0;
2084}
2085
2086static const struct dev_pm_ops fsi_pm_ops = {
2087 .suspend = fsi_suspend,
2088 .resume = fsi_resume,
2089};
2090
2091static struct platform_driver fsi_driver = {
2092 .driver = {
2093 .name = "fsi-pcm-audio",
2094 .pm = &fsi_pm_ops,
2095 .of_match_table = fsi_of_match,
2096 },
2097 .probe = fsi_probe,
2098 .remove = fsi_remove,
2099 .id_table = fsi_id_table,
2100};
2101
2102module_platform_driver(fsi_driver);
2103
2104MODULE_LICENSE("GPL v2");
2105MODULE_DESCRIPTION("SuperH onchip FSI audio driver");
2106MODULE_AUTHOR("Kuninori Morimoto <morimoto.kuninori@renesas.com>");
2107MODULE_ALIAS("platform:fsi-pcm-audio");
2108
