1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#include "sysbus.h"
27#include "hw.h"
28#include "net.h"
29#include "flash.h"
30#include "sysemu.h"
31#include "devices.h"
32#include "boards.h"
33#include "xilinx.h"
34#include "blockdev.h"
35#include "exec-memory.h"
36
37#include "microblaze_boot.h"
38#include "microblaze_pic_cpu.h"
39
40#define LMB_BRAM_SIZE (128 * 1024)
41#define FLASH_SIZE (16 * 1024 * 1024)
42
43#define BINARY_DEVICE_TREE_FILE "petalogix-s3adsp1800.dtb"
44
45#define MEMORY_BASEADDR 0x90000000
46#define FLASH_BASEADDR 0xa0000000
47#define INTC_BASEADDR 0x81800000
48#define TIMER_BASEADDR 0x83c00000
49#define UARTLITE_BASEADDR 0x84000000
50#define ETHLITE_BASEADDR 0x81000000
51
52static void machine_cpu_reset(MicroBlazeCPU *cpu)
53{
54 CPUMBState *env = &cpu->env;
55
56 env->pvr.regs[10] = 0x0c000000;
57}
58
59static void
60petalogix_s3adsp1800_init(ram_addr_t ram_size,
61 const char *boot_device,
62 const char *kernel_filename,
63 const char *kernel_cmdline,
64 const char *initrd_filename, const char *cpu_model)
65{
66 DeviceState *dev;
67 MicroBlazeCPU *cpu;
68 CPUMBState *env;
69 DriveInfo *dinfo;
70 int i;
71 target_phys_addr_t ddr_base = MEMORY_BASEADDR;
72 MemoryRegion *phys_lmb_bram = g_new(MemoryRegion, 1);
73 MemoryRegion *phys_ram = g_new(MemoryRegion, 1);
74 qemu_irq irq[32], *cpu_irq;
75 MemoryRegion *sysmem = get_system_memory();
76
77
78 if (cpu_model == NULL) {
79 cpu_model = "microblaze";
80 }
81 cpu = cpu_mb_init(cpu_model);
82 env = &cpu->env;
83
84
85 memory_region_init_ram(phys_lmb_bram,
86 "petalogix_s3adsp1800.lmb_bram", LMB_BRAM_SIZE);
87 vmstate_register_ram_global(phys_lmb_bram);
88 memory_region_add_subregion(sysmem, 0x00000000, phys_lmb_bram);
89
90 memory_region_init_ram(phys_ram, "petalogix_s3adsp1800.ram", ram_size);
91 vmstate_register_ram_global(phys_ram);
92 memory_region_add_subregion(sysmem, ddr_base, phys_ram);
93
94 dinfo = drive_get(IF_PFLASH, 0, 0);
95 pflash_cfi01_register(FLASH_BASEADDR,
96 NULL, "petalogix_s3adsp1800.flash", FLASH_SIZE,
97 dinfo ? dinfo->bdrv : NULL, (64 * 1024),
98 FLASH_SIZE >> 16,
99 1, 0x89, 0x18, 0x0000, 0x0, 1);
100
101 cpu_irq = microblaze_pic_init_cpu(env);
102 dev = xilinx_intc_create(INTC_BASEADDR, cpu_irq[0], 2);
103 for (i = 0; i < 32; i++) {
104 irq[i] = qdev_get_gpio_in(dev, i);
105 }
106
107 sysbus_create_simple("xlnx.xps-uartlite", UARTLITE_BASEADDR, irq[3]);
108
109 xilinx_timer_create(TIMER_BASEADDR, irq[0], 0, 62 * 1000000);
110 xilinx_ethlite_create(&nd_table[0], ETHLITE_BASEADDR, irq[1], 0, 0);
111
112 microblaze_load_kernel(cpu, ddr_base, ram_size,
113 BINARY_DEVICE_TREE_FILE, machine_cpu_reset);
114}
115
116static QEMUMachine petalogix_s3adsp1800_machine = {
117 .name = "petalogix-s3adsp1800",
118 .desc = "PetaLogix linux refdesign for xilinx Spartan 3ADSP1800",
119 .init = petalogix_s3adsp1800_init,
120 .is_default = 1
121};
122
123static void petalogix_s3adsp1800_machine_init(void)
124{
125 qemu_register_machine(&petalogix_s3adsp1800_machine);
126}
127
128machine_init(petalogix_s3adsp1800_machine_init);
129