1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19#ifndef CPUTLB_H
20#define CPUTLB_H
21
22#if !defined(CONFIG_USER_ONLY)
23
24void tlb_protect_code(ram_addr_t ram_addr);
25void tlb_unprotect_code_phys(CPUArchState *env, ram_addr_t ram_addr,
26 target_ulong vaddr);
27void tlb_reset_dirty_range(CPUTLBEntry *tlb_entry, uintptr_t start,
28 uintptr_t length);
29MemoryRegionSection *phys_page_find(struct AddressSpaceDispatch *d,
30 hwaddr index);
31void cpu_tlb_reset_dirty_all(ram_addr_t start1, ram_addr_t length);
32void tlb_set_dirty(CPUArchState *env, target_ulong vaddr);
33extern int tlb_flush_count;
34
35
36void tb_flush_jmp_cache(CPUArchState *env, target_ulong addr);
37hwaddr memory_region_section_get_iotlb(CPUArchState *env,
38 MemoryRegionSection *section,
39 target_ulong vaddr,
40 hwaddr paddr,
41 int prot,
42 target_ulong *address);
43bool memory_region_is_unassigned(MemoryRegion *mr);
44
45#endif
46#endif
47