1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#include "qemu/osdep.h"
22#include "qapi/error.h"
23#include "cpu.h"
24#include "kvm_mips.h"
25#include "qemu-common.h"
26#include "sysemu/kvm.h"
27#include "exec/exec-all.h"
28
29
30static void mips_cpu_set_pc(CPUState *cs, vaddr value)
31{
32 MIPSCPU *cpu = MIPS_CPU(cs);
33 CPUMIPSState *env = &cpu->env;
34
35 env->active_tc.PC = value & ~(target_ulong)1;
36 if (value & 1) {
37 env->hflags |= MIPS_HFLAG_M16;
38 } else {
39 env->hflags &= ~(MIPS_HFLAG_M16);
40 }
41}
42
43static void mips_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
44{
45 MIPSCPU *cpu = MIPS_CPU(cs);
46 CPUMIPSState *env = &cpu->env;
47
48 env->active_tc.PC = tb->pc;
49 env->hflags &= ~MIPS_HFLAG_BMASK;
50 env->hflags |= tb->flags & MIPS_HFLAG_BMASK;
51}
52
53static bool mips_cpu_has_work(CPUState *cs)
54{
55 MIPSCPU *cpu = MIPS_CPU(cs);
56 CPUMIPSState *env = &cpu->env;
57 bool has_work = false;
58
59
60
61
62 if ((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
63 cpu_mips_hw_interrupts_pending(env)) {
64 if (cpu_mips_hw_interrupts_enabled(env) ||
65 (env->insn_flags & ISA_MIPS32R6)) {
66 has_work = true;
67 }
68 }
69
70
71 if (env->CP0_Config3 & (1 << CP0C3_MT)) {
72
73
74 if (cs->interrupt_request & CPU_INTERRUPT_WAKE) {
75 has_work = true;
76 }
77
78 if (!mips_vpe_active(env)) {
79 has_work = false;
80 }
81 }
82
83 if (env->CP0_Config5 & (1 << CP0C5_VP)) {
84 if (cs->interrupt_request & CPU_INTERRUPT_WAKE) {
85 has_work = true;
86 }
87 if (!mips_vp_active(env)) {
88 has_work = false;
89 }
90 }
91 return has_work;
92}
93
94
95static void mips_cpu_reset(CPUState *s)
96{
97 MIPSCPU *cpu = MIPS_CPU(s);
98 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(cpu);
99 CPUMIPSState *env = &cpu->env;
100
101 mcc->parent_reset(s);
102
103 memset(env, 0, offsetof(CPUMIPSState, end_reset_fields));
104
105 cpu_state_reset(env);
106
107#ifndef CONFIG_USER_ONLY
108 if (kvm_enabled()) {
109 kvm_mips_reset_vcpu(cpu);
110 }
111#endif
112}
113
114static void mips_cpu_disas_set_info(CPUState *s, disassemble_info *info) {
115#ifdef TARGET_WORDS_BIGENDIAN
116 info->print_insn = print_insn_big_mips;
117#else
118 info->print_insn = print_insn_little_mips;
119#endif
120}
121
122static void mips_cpu_realizefn(DeviceState *dev, Error **errp)
123{
124 CPUState *cs = CPU(dev);
125 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(dev);
126 Error *local_err = NULL;
127
128 cpu_exec_realizefn(cs, &local_err);
129 if (local_err != NULL) {
130 error_propagate(errp, local_err);
131 return;
132 }
133
134 cpu_reset(cs);
135 qemu_init_vcpu(cs);
136
137 mcc->parent_realize(dev, errp);
138}
139
140static void mips_cpu_initfn(Object *obj)
141{
142 CPUState *cs = CPU(obj);
143 MIPSCPU *cpu = MIPS_CPU(obj);
144 CPUMIPSState *env = &cpu->env;
145
146 cs->env_ptr = env;
147
148 if (tcg_enabled()) {
149 mips_tcg_init();
150 }
151}
152
153static void mips_cpu_class_init(ObjectClass *c, void *data)
154{
155 MIPSCPUClass *mcc = MIPS_CPU_CLASS(c);
156 CPUClass *cc = CPU_CLASS(c);
157 DeviceClass *dc = DEVICE_CLASS(c);
158
159 mcc->parent_realize = dc->realize;
160 dc->realize = mips_cpu_realizefn;
161
162 mcc->parent_reset = cc->reset;
163 cc->reset = mips_cpu_reset;
164
165 cc->has_work = mips_cpu_has_work;
166 cc->do_interrupt = mips_cpu_do_interrupt;
167 cc->cpu_exec_interrupt = mips_cpu_exec_interrupt;
168 cc->dump_state = mips_cpu_dump_state;
169 cc->set_pc = mips_cpu_set_pc;
170 cc->synchronize_from_tb = mips_cpu_synchronize_from_tb;
171 cc->gdb_read_register = mips_cpu_gdb_read_register;
172 cc->gdb_write_register = mips_cpu_gdb_write_register;
173#ifdef CONFIG_USER_ONLY
174 cc->handle_mmu_fault = mips_cpu_handle_mmu_fault;
175#else
176 cc->do_unassigned_access = mips_cpu_unassigned_access;
177 cc->do_unaligned_access = mips_cpu_do_unaligned_access;
178 cc->get_phys_page_debug = mips_cpu_get_phys_page_debug;
179 cc->vmsd = &vmstate_mips_cpu;
180#endif
181 cc->disas_set_info = mips_cpu_disas_set_info;
182
183 cc->gdb_num_core_regs = 73;
184 cc->gdb_stop_before_watchpoint = true;
185}
186
187static const TypeInfo mips_cpu_type_info = {
188 .name = TYPE_MIPS_CPU,
189 .parent = TYPE_CPU,
190 .instance_size = sizeof(MIPSCPU),
191 .instance_init = mips_cpu_initfn,
192 .abstract = false,
193 .class_size = sizeof(MIPSCPUClass),
194 .class_init = mips_cpu_class_init,
195};
196
197static void mips_cpu_register_types(void)
198{
199 type_register_static(&mips_cpu_type_info);
200}
201
202type_init(mips_cpu_register_types)
203