1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#ifndef PPC_MAC_H
27#define PPC_MAC_H
28
29#include "exec/memory.h"
30#include "hw/sysbus.h"
31#include "hw/ide/internal.h"
32#include "hw/input/adb.h"
33
34
35#define MAX_CPUS 1
36
37#define BIOS_SIZE (1024 * 1024)
38#define NVRAM_SIZE 0x2000
39#define PROM_FILENAME "openbios-ppc"
40#define PROM_ADDR 0xfff00000
41
42#define KERNEL_LOAD_ADDR 0x01000000
43#define KERNEL_GAP 0x00100000
44
45#define ESCC_CLOCK 3686400
46
47
48#define TYPE_CUDA "cuda"
49#define CUDA(obj) OBJECT_CHECK(CUDAState, (obj), TYPE_CUDA)
50
51
52
53
54
55typedef struct CUDATimer {
56 int index;
57 uint16_t latch;
58 uint16_t counter_value;
59 int64_t load_time;
60 int64_t next_irq_time;
61 uint64_t frequency;
62 QEMUTimer *timer;
63} CUDATimer;
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80typedef struct CUDAState {
81
82 SysBusDevice parent_obj;
83
84
85 MemoryRegion mem;
86
87 uint8_t b;
88 uint8_t a;
89 uint8_t dirb;
90 uint8_t dira;
91 uint8_t sr;
92 uint8_t acr;
93 uint8_t pcr;
94 uint8_t ifr;
95 uint8_t ier;
96 uint8_t anh;
97
98 ADBBusState adb_bus;
99 CUDATimer timers[2];
100
101 uint32_t tick_offset;
102 uint64_t frequency;
103
104 uint8_t last_b;
105 uint8_t last_acr;
106
107
108 QEMUTimer *sr_delay_timer;
109
110 int data_in_size;
111 int data_in_index;
112 int data_out_index;
113
114 qemu_irq irq;
115 uint16_t adb_poll_mask;
116 uint8_t autopoll_rate_ms;
117 uint8_t autopoll;
118 uint8_t data_in[128];
119 uint8_t data_out[16];
120 QEMUTimer *adb_poll_timer;
121} CUDAState;
122
123
124#define TYPE_OLDWORLD_MACIO "macio-oldworld"
125#define TYPE_NEWWORLD_MACIO "macio-newworld"
126
127#define TYPE_MACIO_IDE "macio-ide"
128#define MACIO_IDE(obj) OBJECT_CHECK(MACIOIDEState, (obj), TYPE_MACIO_IDE)
129
130typedef struct MACIOIDEState {
131
132 SysBusDevice parent_obj;
133
134 uint32_t channel;
135 qemu_irq real_ide_irq;
136 qemu_irq real_dma_irq;
137 qemu_irq ide_irq;
138 qemu_irq dma_irq;
139
140 MemoryRegion mem;
141 IDEBus bus;
142 IDEDMA dma;
143 void *dbdma;
144 bool dma_active;
145 uint32_t timing_reg;
146 uint32_t irq_reg;
147} MACIOIDEState;
148
149void macio_ide_init_drives(MACIOIDEState *ide, DriveInfo **hd_table);
150void macio_ide_register_dma(MACIOIDEState *ide);
151
152void macio_init(PCIDevice *dev,
153 MemoryRegion *pic_mem,
154 MemoryRegion *escc_mem);
155
156
157qemu_irq *heathrow_pic_init(MemoryRegion **pmem,
158 int nb_cpus, qemu_irq **irqs);
159
160
161#define TYPE_GRACKLE_PCI_HOST_BRIDGE "grackle-pcihost"
162PCIBus *pci_grackle_init(uint32_t base, qemu_irq *pic,
163 MemoryRegion *address_space_mem,
164 MemoryRegion *address_space_io);
165
166
167PCIBus *pci_pmac_init(qemu_irq *pic,
168 MemoryRegion *address_space_mem,
169 MemoryRegion *address_space_io);
170PCIBus *pci_pmac_u3_init(qemu_irq *pic,
171 MemoryRegion *address_space_mem,
172 MemoryRegion *address_space_io);
173
174
175#define TYPE_MACIO_NVRAM "macio-nvram"
176#define MACIO_NVRAM(obj) \
177 OBJECT_CHECK(MacIONVRAMState, (obj), TYPE_MACIO_NVRAM)
178
179typedef struct MacIONVRAMState {
180
181 SysBusDevice parent_obj;
182
183
184 uint32_t size;
185 uint32_t it_shift;
186
187 MemoryRegion mem;
188 uint8_t *data;
189} MacIONVRAMState;
190
191void pmac_format_nvram_partition (MacIONVRAMState *nvr, int len);
192#endif
193