1
2
3
4
5
6
7
8
9
10
11
12
13
14#include "qemu/osdep.h"
15#include "qemu-common.h"
16#include "net/net.h"
17#include "hw/hw.h"
18#include "hw/pci/pci.h"
19#include "hw/boards.h"
20#include "sysemu/kvm.h"
21#include "kvm_ppc.h"
22#include "sysemu/device_tree.h"
23#include "hw/loader.h"
24#include "elf.h"
25#include "exec/address-spaces.h"
26#include "hw/char/serial.h"
27#include "hw/ppc/ppc.h"
28#include "ppc405.h"
29#include "sysemu/sysemu.h"
30#include "hw/sysbus.h"
31
32#define BINARY_DEVICE_TREE_FILE "bamboo.dtb"
33
34
35#define KERNEL_ADDR 0x1000000
36#define FDT_ADDR 0x1800000
37#define RAMDISK_ADDR 0x1900000
38
39#define PPC440EP_PCI_CONFIG 0xeec00000
40#define PPC440EP_PCI_INTACK 0xeed00000
41#define PPC440EP_PCI_SPECIAL 0xeed00000
42#define PPC440EP_PCI_REGS 0xef400000
43#define PPC440EP_PCI_IO 0xe8000000
44#define PPC440EP_PCI_IOLEN 0x00010000
45
46#define PPC440EP_SDRAM_NR_BANKS 4
47
48static const unsigned int ppc440ep_sdram_bank_sizes[] = {
49 256<<20, 128<<20, 64<<20, 32<<20, 16<<20, 8<<20, 0
50};
51
52static hwaddr entry;
53
54static int bamboo_load_device_tree(hwaddr addr,
55 uint32_t ramsize,
56 hwaddr initrd_base,
57 hwaddr initrd_size,
58 const char *kernel_cmdline)
59{
60 int ret = -1;
61 uint32_t mem_reg_property[] = { 0, 0, cpu_to_be32(ramsize) };
62 char *filename;
63 int fdt_size;
64 void *fdt;
65 uint32_t tb_freq = 400000000;
66 uint32_t clock_freq = 400000000;
67
68 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, BINARY_DEVICE_TREE_FILE);
69 if (!filename) {
70 goto out;
71 }
72 fdt = load_device_tree(filename, &fdt_size);
73 g_free(filename);
74 if (fdt == NULL) {
75 goto out;
76 }
77
78
79
80 ret = qemu_fdt_setprop(fdt, "/memory", "reg", mem_reg_property,
81 sizeof(mem_reg_property));
82 if (ret < 0)
83 fprintf(stderr, "couldn't set /memory/reg\n");
84
85 ret = qemu_fdt_setprop_cell(fdt, "/chosen", "linux,initrd-start",
86 initrd_base);
87 if (ret < 0)
88 fprintf(stderr, "couldn't set /chosen/linux,initrd-start\n");
89
90 ret = qemu_fdt_setprop_cell(fdt, "/chosen", "linux,initrd-end",
91 (initrd_base + initrd_size));
92 if (ret < 0)
93 fprintf(stderr, "couldn't set /chosen/linux,initrd-end\n");
94
95 ret = qemu_fdt_setprop_string(fdt, "/chosen", "bootargs",
96 kernel_cmdline);
97 if (ret < 0)
98 fprintf(stderr, "couldn't set /chosen/bootargs\n");
99
100
101
102
103 if (kvm_enabled()) {
104 tb_freq = kvmppc_get_tbfreq();
105 clock_freq = kvmppc_get_clockfreq();
106 }
107
108 qemu_fdt_setprop_cell(fdt, "/cpus/cpu@0", "clock-frequency",
109 clock_freq);
110 qemu_fdt_setprop_cell(fdt, "/cpus/cpu@0", "timebase-frequency",
111 tb_freq);
112
113 rom_add_blob_fixed(BINARY_DEVICE_TREE_FILE, fdt, fdt_size, addr);
114 g_free(fdt);
115 return 0;
116
117out:
118
119 return ret;
120}
121
122
123static void mmubooke_create_initial_mapping(CPUPPCState *env,
124 target_ulong va,
125 hwaddr pa)
126{
127 ppcemb_tlb_t *tlb = &env->tlb.tlbe[0];
128
129 tlb->attr = 0;
130 tlb->prot = PAGE_VALID | ((PAGE_READ | PAGE_WRITE | PAGE_EXEC) << 4);
131 tlb->size = 1U << 31;
132 tlb->EPN = va & TARGET_PAGE_MASK;
133 tlb->RPN = pa & TARGET_PAGE_MASK;
134 tlb->PID = 0;
135
136 tlb = &env->tlb.tlbe[1];
137 tlb->attr = 0;
138 tlb->prot = PAGE_VALID | ((PAGE_READ | PAGE_WRITE | PAGE_EXEC) << 4);
139 tlb->size = 1U << 31;
140 tlb->EPN = 0x80000000 & TARGET_PAGE_MASK;
141 tlb->RPN = 0x80000000 & TARGET_PAGE_MASK;
142 tlb->PID = 0;
143}
144
145static void main_cpu_reset(void *opaque)
146{
147 PowerPCCPU *cpu = opaque;
148 CPUPPCState *env = &cpu->env;
149
150 cpu_reset(CPU(cpu));
151 env->gpr[1] = (16<<20) - 8;
152 env->gpr[3] = FDT_ADDR;
153 env->nip = entry;
154
155
156 mmubooke_create_initial_mapping(env, 0, 0);
157}
158
159static void bamboo_init(MachineState *machine)
160{
161 ram_addr_t ram_size = machine->ram_size;
162 const char *kernel_filename = machine->kernel_filename;
163 const char *kernel_cmdline = machine->kernel_cmdline;
164 const char *initrd_filename = machine->initrd_filename;
165 unsigned int pci_irq_nrs[4] = { 28, 27, 26, 25 };
166 MemoryRegion *address_space_mem = get_system_memory();
167 MemoryRegion *isa = g_new(MemoryRegion, 1);
168 MemoryRegion *ram_memories
169 = g_malloc(PPC440EP_SDRAM_NR_BANKS * sizeof(*ram_memories));
170 hwaddr ram_bases[PPC440EP_SDRAM_NR_BANKS];
171 hwaddr ram_sizes[PPC440EP_SDRAM_NR_BANKS];
172 qemu_irq *pic;
173 qemu_irq *irqs;
174 PCIBus *pcibus;
175 PowerPCCPU *cpu;
176 CPUPPCState *env;
177 uint64_t elf_entry;
178 uint64_t elf_lowaddr;
179 hwaddr loadaddr = 0;
180 target_long initrd_size = 0;
181 DeviceState *dev;
182 int success;
183 int i;
184
185 cpu = POWERPC_CPU(cpu_create(machine->cpu_type));
186 env = &cpu->env;
187
188 if (env->mmu_model != POWERPC_MMU_BOOKE) {
189 fprintf(stderr, "MMU model %i not supported by this machine.\n",
190 env->mmu_model);
191 exit(1);
192 }
193
194 qemu_register_reset(main_cpu_reset, cpu);
195 ppc_booke_timers_init(cpu, 400000000, 0);
196 ppc_dcr_init(env, NULL, NULL);
197
198
199 irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
200 irqs[PPCUIC_OUTPUT_INT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
201 irqs[PPCUIC_OUTPUT_CINT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_CINT];
202 pic = ppcuic_init(env, irqs, 0x0C0, 0, 1);
203
204
205 memset(ram_bases, 0, sizeof(ram_bases));
206 memset(ram_sizes, 0, sizeof(ram_sizes));
207 ram_size = ppc4xx_sdram_adjust(ram_size, PPC440EP_SDRAM_NR_BANKS,
208 ram_memories,
209 ram_bases, ram_sizes,
210 ppc440ep_sdram_bank_sizes);
211
212 ppc4xx_sdram_init(env, pic[14], PPC440EP_SDRAM_NR_BANKS, ram_memories,
213 ram_bases, ram_sizes, 1);
214
215
216 dev = sysbus_create_varargs(TYPE_PPC4xx_PCI_HOST_BRIDGE,
217 PPC440EP_PCI_CONFIG,
218 pic[pci_irq_nrs[0]], pic[pci_irq_nrs[1]],
219 pic[pci_irq_nrs[2]], pic[pci_irq_nrs[3]],
220 NULL);
221 pcibus = (PCIBus *)qdev_get_child_bus(dev, "pci.0");
222 if (!pcibus) {
223 fprintf(stderr, "couldn't create PCI controller!\n");
224 exit(1);
225 }
226
227 memory_region_init_alias(isa, NULL, "isa_mmio",
228 get_system_io(), 0, PPC440EP_PCI_IOLEN);
229 memory_region_add_subregion(get_system_memory(), PPC440EP_PCI_IO, isa);
230
231 if (serial_hds[0] != NULL) {
232 serial_mm_init(address_space_mem, 0xef600300, 0, pic[0],
233 PPC_SERIAL_MM_BAUDBASE, serial_hds[0],
234 DEVICE_BIG_ENDIAN);
235 }
236 if (serial_hds[1] != NULL) {
237 serial_mm_init(address_space_mem, 0xef600400, 0, pic[1],
238 PPC_SERIAL_MM_BAUDBASE, serial_hds[1],
239 DEVICE_BIG_ENDIAN);
240 }
241
242 if (pcibus) {
243
244 for (i = 0; i < nb_nics; i++) {
245
246
247 pci_nic_init_nofail(&nd_table[i], pcibus, "e1000", NULL);
248 }
249 }
250
251
252 if (kernel_filename) {
253 success = load_uimage(kernel_filename, &entry, &loadaddr, NULL,
254 NULL, NULL);
255 if (success < 0) {
256 success = load_elf(kernel_filename, NULL, NULL, &elf_entry,
257 &elf_lowaddr, NULL, 1, PPC_ELF_MACHINE,
258 0, 0);
259 entry = elf_entry;
260 loadaddr = elf_lowaddr;
261 }
262
263 if (success < 0) {
264 fprintf(stderr, "qemu: could not load kernel '%s'\n",
265 kernel_filename);
266 exit(1);
267 }
268 }
269
270
271 if (initrd_filename) {
272 initrd_size = load_image_targphys(initrd_filename, RAMDISK_ADDR,
273 ram_size - RAMDISK_ADDR);
274
275 if (initrd_size < 0) {
276 fprintf(stderr, "qemu: could not load ram disk '%s' at %x\n",
277 initrd_filename, RAMDISK_ADDR);
278 exit(1);
279 }
280 }
281
282
283 if (kernel_filename) {
284 if (bamboo_load_device_tree(FDT_ADDR, ram_size, RAMDISK_ADDR,
285 initrd_size, kernel_cmdline) < 0) {
286 fprintf(stderr, "couldn't load device tree\n");
287 exit(1);
288 }
289 }
290}
291
292static void bamboo_machine_init(MachineClass *mc)
293{
294 mc->desc = "bamboo";
295 mc->init = bamboo_init;
296 mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("440epb");
297}
298
299DEFINE_MACHINE("bamboo", bamboo_machine_init)
300
