1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include "qemu/osdep.h"
25#include "qemu/error-report.h"
26#include "qapi/error.h"
27#include "qemu-common.h"
28#include "cpu.h"
29#include "hw/hw.h"
30#include "hw/pci/pci.h"
31#include "hw/pci/pci_bridge.h"
32#include "hw/pci/pci_bus.h"
33#include "hw/pci/pci_host.h"
34#include "hw/pci-host/sabre.h"
35#include "hw/i386/pc.h"
36#include "hw/char/serial.h"
37#include "hw/char/parallel.h"
38#include "hw/timer/m48t59.h"
39#include "hw/input/i8042.h"
40#include "hw/block/fdc.h"
41#include "net/net.h"
42#include "qemu/timer.h"
43#include "sysemu/sysemu.h"
44#include "hw/boards.h"
45#include "hw/nvram/sun_nvram.h"
46#include "hw/nvram/chrp_nvram.h"
47#include "hw/sparc/sparc64.h"
48#include "hw/nvram/fw_cfg.h"
49#include "hw/sysbus.h"
50#include "hw/ide.h"
51#include "hw/ide/pci.h"
52#include "hw/loader.h"
53#include "elf.h"
54#include "trace.h"
55#include "qemu/cutils.h"
56
57#define KERNEL_LOAD_ADDR 0x00404000
58#define CMDLINE_ADDR 0x003ff000
59#define PROM_SIZE_MAX (4 * 1024 * 1024)
60#define PROM_VADDR 0x000ffd00000ULL
61#define PBM_SPECIAL_BASE 0x1fe00000000ULL
62#define PBM_MEM_BASE 0x1ff00000000ULL
63#define PBM_PCI_IO_BASE (PBM_SPECIAL_BASE + 0x02000000ULL)
64#define PROM_FILENAME "openbios-sparc64"
65#define NVRAM_SIZE 0x2000
66#define MAX_IDE_BUS 2
67#define BIOS_CFG_IOPORT 0x510
68#define FW_CFG_SPARC64_WIDTH (FW_CFG_ARCH_LOCAL + 0x00)
69#define FW_CFG_SPARC64_HEIGHT (FW_CFG_ARCH_LOCAL + 0x01)
70#define FW_CFG_SPARC64_DEPTH (FW_CFG_ARCH_LOCAL + 0x02)
71
72#define IVEC_MAX 0x40
73
74struct hwdef {
75 uint16_t machine_id;
76 uint64_t prom_addr;
77 uint64_t console_serial_base;
78};
79
80typedef struct EbusState {
81
82 PCIDevice parent_obj;
83
84 ISABus *isa_bus;
85 qemu_irq isa_bus_irqs[ISA_NUM_IRQS];
86 uint64_t console_serial_base;
87 MemoryRegion bar0;
88 MemoryRegion bar1;
89} EbusState;
90
91#define TYPE_EBUS "ebus"
92#define EBUS(obj) OBJECT_CHECK(EbusState, (obj), TYPE_EBUS)
93
94static void fw_cfg_boot_set(void *opaque, const char *boot_device,
95 Error **errp)
96{
97 fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]);
98}
99
100static int sun4u_NVRAM_set_params(Nvram *nvram, uint16_t NVRAM_size,
101 const char *arch, ram_addr_t RAM_size,
102 const char *boot_devices,
103 uint32_t kernel_image, uint32_t kernel_size,
104 const char *cmdline,
105 uint32_t initrd_image, uint32_t initrd_size,
106 uint32_t NVRAM_image,
107 int width, int height, int depth,
108 const uint8_t *macaddr)
109{
110 unsigned int i;
111 int sysp_end;
112 uint8_t image[0x1ff0];
113 NvramClass *k = NVRAM_GET_CLASS(nvram);
114
115 memset(image, '\0', sizeof(image));
116
117
118 sysp_end = chrp_nvram_create_system_partition(image, 0);
119
120
121 chrp_nvram_create_free_partition(&image[sysp_end], 0x1fd0 - sysp_end);
122
123 Sun_init_header((struct Sun_nvram *)&image[0x1fd8], macaddr, 0x80);
124
125 for (i = 0; i < sizeof(image); i++) {
126 (k->write)(nvram, i, image[i]);
127 }
128
129 return 0;
130}
131
132static uint64_t sun4u_load_kernel(const char *kernel_filename,
133 const char *initrd_filename,
134 ram_addr_t RAM_size, uint64_t *initrd_size,
135 uint64_t *initrd_addr, uint64_t *kernel_addr,
136 uint64_t *kernel_entry)
137{
138 int linux_boot;
139 unsigned int i;
140 long kernel_size;
141 uint8_t *ptr;
142 uint64_t kernel_top;
143
144 linux_boot = (kernel_filename != NULL);
145
146 kernel_size = 0;
147 if (linux_boot) {
148 int bswap_needed;
149
150#ifdef BSWAP_NEEDED
151 bswap_needed = 1;
152#else
153 bswap_needed = 0;
154#endif
155 kernel_size = load_elf(kernel_filename, NULL, NULL, kernel_entry,
156 kernel_addr, &kernel_top, 1, EM_SPARCV9, 0, 0);
157 if (kernel_size < 0) {
158 *kernel_addr = KERNEL_LOAD_ADDR;
159 *kernel_entry = KERNEL_LOAD_ADDR;
160 kernel_size = load_aout(kernel_filename, KERNEL_LOAD_ADDR,
161 RAM_size - KERNEL_LOAD_ADDR, bswap_needed,
162 TARGET_PAGE_SIZE);
163 }
164 if (kernel_size < 0) {
165 kernel_size = load_image_targphys(kernel_filename,
166 KERNEL_LOAD_ADDR,
167 RAM_size - KERNEL_LOAD_ADDR);
168 }
169 if (kernel_size < 0) {
170 error_report("could not load kernel '%s'", kernel_filename);
171 exit(1);
172 }
173
174 *initrd_size = 0;
175 if (initrd_filename) {
176 *initrd_addr = TARGET_PAGE_ALIGN(kernel_top);
177
178 *initrd_size = load_image_targphys(initrd_filename,
179 *initrd_addr,
180 RAM_size - *initrd_addr);
181 if ((int)*initrd_size < 0) {
182 error_report("could not load initial ram disk '%s'",
183 initrd_filename);
184 exit(1);
185 }
186 }
187 if (*initrd_size > 0) {
188 for (i = 0; i < 64 * TARGET_PAGE_SIZE; i += TARGET_PAGE_SIZE) {
189 ptr = rom_ptr(*kernel_addr + i);
190 if (ldl_p(ptr + 8) == 0x48647253) {
191 stl_p(ptr + 24, *initrd_addr + *kernel_addr);
192 stl_p(ptr + 28, *initrd_size);
193 break;
194 }
195 }
196 }
197 }
198 return kernel_size;
199}
200
201typedef struct ResetData {
202 SPARCCPU *cpu;
203 uint64_t prom_addr;
204} ResetData;
205
206#define TYPE_SUN4U_POWER "power"
207#define SUN4U_POWER(obj) OBJECT_CHECK(PowerDevice, (obj), TYPE_SUN4U_POWER)
208
209typedef struct PowerDevice {
210 SysBusDevice parent_obj;
211
212 MemoryRegion power_mmio;
213} PowerDevice;
214
215
216static void power_mem_write(void *opaque, hwaddr addr,
217 uint64_t val, unsigned size)
218{
219
220 if (val & 0x1000000) {
221 qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN);
222 }
223}
224
225static const MemoryRegionOps power_mem_ops = {
226 .write = power_mem_write,
227 .endianness = DEVICE_NATIVE_ENDIAN,
228 .valid = {
229 .min_access_size = 4,
230 .max_access_size = 4,
231 },
232};
233
234static void power_realize(DeviceState *dev, Error **errp)
235{
236 PowerDevice *d = SUN4U_POWER(dev);
237 SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
238
239 memory_region_init_io(&d->power_mmio, OBJECT(dev), &power_mem_ops, d,
240 "power", sizeof(uint32_t));
241
242 sysbus_init_mmio(sbd, &d->power_mmio);
243}
244
245static void power_class_init(ObjectClass *klass, void *data)
246{
247 DeviceClass *dc = DEVICE_CLASS(klass);
248
249 dc->realize = power_realize;
250}
251
252static const TypeInfo power_info = {
253 .name = TYPE_SUN4U_POWER,
254 .parent = TYPE_SYS_BUS_DEVICE,
255 .instance_size = sizeof(PowerDevice),
256 .class_init = power_class_init,
257};
258
259static void ebus_isa_irq_handler(void *opaque, int n, int level)
260{
261 EbusState *s = EBUS(opaque);
262 qemu_irq irq = s->isa_bus_irqs[n];
263
264
265 trace_ebus_isa_irq_handler(n, level);
266 if (irq) {
267 qemu_set_irq(irq, level);
268 }
269}
270
271
272static void ebus_realize(PCIDevice *pci_dev, Error **errp)
273{
274 EbusState *s = EBUS(pci_dev);
275 SysBusDevice *sbd;
276 DeviceState *dev;
277 qemu_irq *isa_irq;
278 DriveInfo *fd[MAX_FD];
279 int i;
280
281 s->isa_bus = isa_bus_new(DEVICE(pci_dev), get_system_memory(),
282 pci_address_space_io(pci_dev), errp);
283 if (!s->isa_bus) {
284 error_setg(errp, "unable to instantiate EBUS ISA bus");
285 return;
286 }
287
288
289 isa_irq = qemu_allocate_irqs(ebus_isa_irq_handler, s, ISA_NUM_IRQS);
290 isa_bus_irqs(s->isa_bus, isa_irq);
291 qdev_init_gpio_out_named(DEVICE(s), s->isa_bus_irqs, "isa-irq",
292 ISA_NUM_IRQS);
293
294
295 i = 0;
296 if (s->console_serial_base) {
297 serial_mm_init(pci_address_space(pci_dev), s->console_serial_base,
298 0, NULL, 115200, serial_hds[i], DEVICE_BIG_ENDIAN);
299 i++;
300 }
301 serial_hds_isa_init(s->isa_bus, i, MAX_SERIAL_PORTS);
302
303
304 parallel_hds_isa_init(s->isa_bus, MAX_PARALLEL_PORTS);
305
306
307 isa_create_simple(s->isa_bus, "i8042");
308
309
310 for (i = 0; i < MAX_FD; i++) {
311 fd[i] = drive_get(IF_FLOPPY, 0, i);
312 }
313 dev = DEVICE(isa_create(s->isa_bus, TYPE_ISA_FDC));
314 if (fd[0]) {
315 qdev_prop_set_drive(dev, "driveA", blk_by_legacy_dinfo(fd[0]),
316 &error_abort);
317 }
318 if (fd[1]) {
319 qdev_prop_set_drive(dev, "driveB", blk_by_legacy_dinfo(fd[1]),
320 &error_abort);
321 }
322 qdev_prop_set_uint32(dev, "dma", -1);
323 qdev_init_nofail(dev);
324
325
326 dev = qdev_create(NULL, TYPE_SUN4U_POWER);
327 qdev_init_nofail(dev);
328 sbd = SYS_BUS_DEVICE(dev);
329 memory_region_add_subregion(pci_address_space_io(pci_dev), 0x7240,
330 sysbus_mmio_get_region(sbd, 0));
331
332
333 pci_dev->config[0x04] = 0x06;
334 pci_dev->config[0x05] = 0x00;
335 pci_dev->config[0x06] = 0xa0;
336 pci_dev->config[0x07] = 0x03;
337 pci_dev->config[0x09] = 0x00;
338 pci_dev->config[0x0D] = 0x0a;
339
340 memory_region_init_alias(&s->bar0, OBJECT(s), "bar0", get_system_io(),
341 0, 0x1000000);
342 pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar0);
343 memory_region_init_alias(&s->bar1, OBJECT(s), "bar1", get_system_io(),
344 0, 0x8000);
345 pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &s->bar1);
346}
347
348static Property ebus_properties[] = {
349 DEFINE_PROP_UINT64("console-serial-base", EbusState,
350 console_serial_base, 0),
351 DEFINE_PROP_END_OF_LIST(),
352};
353
354static void ebus_class_init(ObjectClass *klass, void *data)
355{
356 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
357 DeviceClass *dc = DEVICE_CLASS(klass);
358
359 k->realize = ebus_realize;
360 k->vendor_id = PCI_VENDOR_ID_SUN;
361 k->device_id = PCI_DEVICE_ID_SUN_EBUS;
362 k->revision = 0x01;
363 k->class_id = PCI_CLASS_BRIDGE_OTHER;
364 dc->props = ebus_properties;
365}
366
367static const TypeInfo ebus_info = {
368 .name = TYPE_EBUS,
369 .parent = TYPE_PCI_DEVICE,
370 .class_init = ebus_class_init,
371 .instance_size = sizeof(EbusState),
372 .interfaces = (InterfaceInfo[]) {
373 { INTERFACE_CONVENTIONAL_PCI_DEVICE },
374 { },
375 },
376};
377
378#define TYPE_OPENPROM "openprom"
379#define OPENPROM(obj) OBJECT_CHECK(PROMState, (obj), TYPE_OPENPROM)
380
381typedef struct PROMState {
382 SysBusDevice parent_obj;
383
384 MemoryRegion prom;
385} PROMState;
386
387static uint64_t translate_prom_address(void *opaque, uint64_t addr)
388{
389 hwaddr *base_addr = (hwaddr *)opaque;
390 return addr + *base_addr - PROM_VADDR;
391}
392
393
394static void prom_init(hwaddr addr, const char *bios_name)
395{
396 DeviceState *dev;
397 SysBusDevice *s;
398 char *filename;
399 int ret;
400
401 dev = qdev_create(NULL, TYPE_OPENPROM);
402 qdev_init_nofail(dev);
403 s = SYS_BUS_DEVICE(dev);
404
405 sysbus_mmio_map(s, 0, addr);
406
407
408 if (bios_name == NULL) {
409 bios_name = PROM_FILENAME;
410 }
411 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
412 if (filename) {
413 ret = load_elf(filename, translate_prom_address, &addr,
414 NULL, NULL, NULL, 1, EM_SPARCV9, 0, 0);
415 if (ret < 0 || ret > PROM_SIZE_MAX) {
416 ret = load_image_targphys(filename, addr, PROM_SIZE_MAX);
417 }
418 g_free(filename);
419 } else {
420 ret = -1;
421 }
422 if (ret < 0 || ret > PROM_SIZE_MAX) {
423 error_report("could not load prom '%s'", bios_name);
424 exit(1);
425 }
426}
427
428static void prom_init1(Object *obj)
429{
430 PROMState *s = OPENPROM(obj);
431 SysBusDevice *dev = SYS_BUS_DEVICE(obj);
432
433 memory_region_init_ram_nomigrate(&s->prom, obj, "sun4u.prom", PROM_SIZE_MAX,
434 &error_fatal);
435 vmstate_register_ram_global(&s->prom);
436 memory_region_set_readonly(&s->prom, true);
437 sysbus_init_mmio(dev, &s->prom);
438}
439
440static Property prom_properties[] = {
441 {},
442};
443
444static void prom_class_init(ObjectClass *klass, void *data)
445{
446 DeviceClass *dc = DEVICE_CLASS(klass);
447
448 dc->props = prom_properties;
449}
450
451static const TypeInfo prom_info = {
452 .name = TYPE_OPENPROM,
453 .parent = TYPE_SYS_BUS_DEVICE,
454 .instance_size = sizeof(PROMState),
455 .class_init = prom_class_init,
456 .instance_init = prom_init1,
457};
458
459
460#define TYPE_SUN4U_MEMORY "memory"
461#define SUN4U_RAM(obj) OBJECT_CHECK(RamDevice, (obj), TYPE_SUN4U_MEMORY)
462
463typedef struct RamDevice {
464 SysBusDevice parent_obj;
465
466 MemoryRegion ram;
467 uint64_t size;
468} RamDevice;
469
470
471static void ram_realize(DeviceState *dev, Error **errp)
472{
473 RamDevice *d = SUN4U_RAM(dev);
474 SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
475
476 memory_region_init_ram_nomigrate(&d->ram, OBJECT(d), "sun4u.ram", d->size,
477 &error_fatal);
478 vmstate_register_ram_global(&d->ram);
479 sysbus_init_mmio(sbd, &d->ram);
480}
481
482static void ram_init(hwaddr addr, ram_addr_t RAM_size)
483{
484 DeviceState *dev;
485 SysBusDevice *s;
486 RamDevice *d;
487
488
489 dev = qdev_create(NULL, TYPE_SUN4U_MEMORY);
490 s = SYS_BUS_DEVICE(dev);
491
492 d = SUN4U_RAM(dev);
493 d->size = RAM_size;
494 qdev_init_nofail(dev);
495
496 sysbus_mmio_map(s, 0, addr);
497}
498
499static Property ram_properties[] = {
500 DEFINE_PROP_UINT64("size", RamDevice, size, 0),
501 DEFINE_PROP_END_OF_LIST(),
502};
503
504static void ram_class_init(ObjectClass *klass, void *data)
505{
506 DeviceClass *dc = DEVICE_CLASS(klass);
507
508 dc->realize = ram_realize;
509 dc->props = ram_properties;
510}
511
512static const TypeInfo ram_info = {
513 .name = TYPE_SUN4U_MEMORY,
514 .parent = TYPE_SYS_BUS_DEVICE,
515 .instance_size = sizeof(RamDevice),
516 .class_init = ram_class_init,
517};
518
519static void sun4uv_init(MemoryRegion *address_space_mem,
520 MachineState *machine,
521 const struct hwdef *hwdef)
522{
523 SPARCCPU *cpu;
524 Nvram *nvram;
525 unsigned int i;
526 uint64_t initrd_addr, initrd_size, kernel_addr, kernel_size, kernel_entry;
527 SabreState *sabre;
528 PCIBus *pci_bus, *pci_busA, *pci_busB;
529 PCIDevice *ebus, *pci_dev;
530 SysBusDevice *s;
531 DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
532 DeviceState *iommu, *dev;
533 FWCfgState *fw_cfg;
534 NICInfo *nd;
535 MACAddr macaddr;
536 bool onboard_nic;
537
538
539 cpu = sparc64_cpu_devinit(machine->cpu_type, hwdef->prom_addr);
540
541
542 iommu = qdev_create(NULL, TYPE_SUN4U_IOMMU);
543 qdev_init_nofail(iommu);
544
545
546 ram_init(0, machine->ram_size);
547
548 prom_init(hwdef->prom_addr, bios_name);
549
550
551 sabre = SABRE_DEVICE(qdev_create(NULL, TYPE_SABRE));
552 qdev_prop_set_uint64(DEVICE(sabre), "special-base", PBM_SPECIAL_BASE);
553 qdev_prop_set_uint64(DEVICE(sabre), "mem-base", PBM_MEM_BASE);
554 object_property_set_link(OBJECT(sabre), OBJECT(iommu), "iommu",
555 &error_abort);
556 qdev_init_nofail(DEVICE(sabre));
557
558
559 for (i = 0; i < IVEC_MAX; i++) {
560 qdev_connect_gpio_out_named(DEVICE(sabre), "ivec-irq", i,
561 qdev_get_gpio_in_named(DEVICE(cpu), "ivec-irq", i));
562 }
563
564 pci_bus = PCI_HOST_BRIDGE(sabre)->bus;
565 pci_busA = pci_bridge_get_sec_bus(sabre->bridgeA);
566 pci_busB = pci_bridge_get_sec_bus(sabre->bridgeB);
567
568
569
570
571 pci_bus->slot_reserved_mask = 0xfffffffc;
572 pci_busA->slot_reserved_mask = 0xfffffff1;
573 pci_busB->slot_reserved_mask = 0xfffffff0;
574
575 ebus = pci_create_multifunction(pci_busA, PCI_DEVFN(1, 0), true, TYPE_EBUS);
576 qdev_prop_set_uint64(DEVICE(ebus), "console-serial-base",
577 hwdef->console_serial_base);
578 qdev_init_nofail(DEVICE(ebus));
579
580
581 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 7,
582 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_LPT_IRQ));
583 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 6,
584 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_FDD_IRQ));
585 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 1,
586 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_KBD_IRQ));
587 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 12,
588 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_MSE_IRQ));
589 qdev_connect_gpio_out_named(DEVICE(ebus), "isa-irq", 4,
590 qdev_get_gpio_in_named(DEVICE(sabre), "pbm-irq", OBIO_SER_IRQ));
591
592 pci_dev = pci_create_simple(pci_busA, PCI_DEVFN(2, 0), "VGA");
593
594 memset(&macaddr, 0, sizeof(MACAddr));
595 onboard_nic = false;
596 for (i = 0; i < nb_nics; i++) {
597 nd = &nd_table[i];
598
599 if (!nd->model || strcmp(nd->model, "sunhme") == 0) {
600 if (!onboard_nic) {
601 pci_dev = pci_create_multifunction(pci_busA, PCI_DEVFN(1, 1),
602 true, "sunhme");
603 memcpy(&macaddr, &nd->macaddr.a, sizeof(MACAddr));
604 onboard_nic = true;
605 } else {
606 pci_dev = pci_create(pci_busB, -1, "sunhme");
607 }
608 } else {
609 pci_dev = pci_create(pci_busB, -1, nd->model);
610 }
611
612 dev = &pci_dev->qdev;
613 qdev_set_nic_properties(dev, nd);
614 qdev_init_nofail(dev);
615 }
616
617
618
619 if (!onboard_nic) {
620 qemu_macaddr_default_if_unset(&macaddr);
621 }
622
623 ide_drive_get(hd, ARRAY_SIZE(hd));
624
625 pci_dev = pci_create(pci_busA, PCI_DEVFN(3, 0), "cmd646-ide");
626 qdev_prop_set_uint32(&pci_dev->qdev, "secondary", 1);
627 qdev_init_nofail(&pci_dev->qdev);
628 pci_ide_create_devs(pci_dev, hd);
629
630
631 nvram = m48t59_init(NULL, 0, 0, NVRAM_SIZE, 1968, 59);
632 s = SYS_BUS_DEVICE(nvram);
633 memory_region_add_subregion(pci_address_space_io(ebus), 0x2000,
634 sysbus_mmio_get_region(s, 0));
635
636 initrd_size = 0;
637 initrd_addr = 0;
638 kernel_size = sun4u_load_kernel(machine->kernel_filename,
639 machine->initrd_filename,
640 ram_size, &initrd_size, &initrd_addr,
641 &kernel_addr, &kernel_entry);
642
643 sun4u_NVRAM_set_params(nvram, NVRAM_SIZE, "Sun4u", machine->ram_size,
644 machine->boot_order,
645 kernel_addr, kernel_size,
646 machine->kernel_cmdline,
647 initrd_addr, initrd_size,
648
649 0,
650 graphic_width, graphic_height, graphic_depth,
651 (uint8_t *)&macaddr);
652
653 dev = qdev_create(NULL, TYPE_FW_CFG_IO);
654 qdev_prop_set_bit(dev, "dma_enabled", false);
655 object_property_add_child(OBJECT(ebus), TYPE_FW_CFG, OBJECT(dev), NULL);
656 qdev_init_nofail(dev);
657 memory_region_add_subregion(pci_address_space_io(ebus), BIOS_CFG_IOPORT,
658 &FW_CFG_IO(dev)->comb_iomem);
659
660 fw_cfg = FW_CFG(dev);
661 fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, (uint16_t)smp_cpus);
662 fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)max_cpus);
663 fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size);
664 fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, hwdef->machine_id);
665 fw_cfg_add_i64(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_entry);
666 fw_cfg_add_i64(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size);
667 if (machine->kernel_cmdline) {
668 fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE,
669 strlen(machine->kernel_cmdline) + 1);
670 fw_cfg_add_string(fw_cfg, FW_CFG_CMDLINE_DATA, machine->kernel_cmdline);
671 } else {
672 fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE, 0);
673 }
674 fw_cfg_add_i64(fw_cfg, FW_CFG_INITRD_ADDR, initrd_addr);
675 fw_cfg_add_i64(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size);
676 fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, machine->boot_order[0]);
677
678 fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_WIDTH, graphic_width);
679 fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_HEIGHT, graphic_height);
680 fw_cfg_add_i16(fw_cfg, FW_CFG_SPARC64_DEPTH, graphic_depth);
681
682 qemu_register_boot_set(fw_cfg_boot_set, fw_cfg);
683}
684
685enum {
686 sun4u_id = 0,
687 sun4v_id = 64,
688};
689
690static const struct hwdef hwdefs[] = {
691
692 {
693 .machine_id = sun4u_id,
694 .prom_addr = 0x1fff0000000ULL,
695 .console_serial_base = 0,
696 },
697
698 {
699 .machine_id = sun4v_id,
700 .prom_addr = 0x1fff0000000ULL,
701 .console_serial_base = 0,
702 },
703};
704
705
706static void sun4u_init(MachineState *machine)
707{
708 sun4uv_init(get_system_memory(), machine, &hwdefs[0]);
709}
710
711
712static void sun4v_init(MachineState *machine)
713{
714 sun4uv_init(get_system_memory(), machine, &hwdefs[1]);
715}
716
717static void sun4u_class_init(ObjectClass *oc, void *data)
718{
719 MachineClass *mc = MACHINE_CLASS(oc);
720
721 mc->desc = "Sun4u platform";
722 mc->init = sun4u_init;
723 mc->block_default_type = IF_IDE;
724 mc->max_cpus = 1;
725 mc->is_default = 1;
726 mc->default_boot_order = "c";
727 mc->default_cpu_type = SPARC_CPU_TYPE_NAME("TI-UltraSparc-IIi");
728}
729
730static const TypeInfo sun4u_type = {
731 .name = MACHINE_TYPE_NAME("sun4u"),
732 .parent = TYPE_MACHINE,
733 .class_init = sun4u_class_init,
734};
735
736static void sun4v_class_init(ObjectClass *oc, void *data)
737{
738 MachineClass *mc = MACHINE_CLASS(oc);
739
740 mc->desc = "Sun4v platform";
741 mc->init = sun4v_init;
742 mc->block_default_type = IF_IDE;
743 mc->max_cpus = 1;
744 mc->default_boot_order = "c";
745 mc->default_cpu_type = SPARC_CPU_TYPE_NAME("Sun-UltraSparc-T1");
746}
747
748static const TypeInfo sun4v_type = {
749 .name = MACHINE_TYPE_NAME("sun4v"),
750 .parent = TYPE_MACHINE,
751 .class_init = sun4v_class_init,
752};
753
754static void sun4u_register_types(void)
755{
756 type_register_static(&power_info);
757 type_register_static(&ebus_info);
758 type_register_static(&prom_info);
759 type_register_static(&ram_info);
760
761 type_register_static(&sun4u_type);
762 type_register_static(&sun4v_type);
763}
764
765type_init(sun4u_register_types)
766
